20LMB Search Results

Contextual Info: FT7C185A-20LMB 8K X 8 CMOS SRAM Features Description ◆ High-speed address/chip select access time Mil:20/25/35/45/55/70/85/100 Max MB=Mil-Std-883 Method 5004 ◆ Low power consumption Produced with advanced CMOS high-performance technology Inputs and outputs directly TTL-compatible

20LMB

Contextual Info: SCD#QM5259 Upscreening/Manufacturing Specification FT7C109-20LMB Title Page . List of Effective Pages . Change List .

CY7C187

Abstract: CY7C187A
Contextual Info: CY7C187A 64K x 1 Static RAM Features provided by an active LOW chip enable CE and three-state drivers. The CY7C187A has an automatic power-down feature, reducing the power consumption by 55% when deselected. • High speed — 20 ns • CMOS for optimum speed/power

CY7C128A

Abstract: transistor C128 C128A 7C128A-45 7C128A-25
Contextual Info: 1CY 7C12 8A CY7C128A 2K x 8 Static RAM Features Functional Description • Automatic power-down when deselected • CMOS for optimum speed/power • High speed — 15 ns • Low active power — 440 mW commercial — 550 mW (military) • Low standby power

K73 Package

Abstract: 3 phase inverter schematic diagram 7C166 CY7C164A CY7C166A CI64A CY7C164A-45DMB
Contextual Info: 4bE D CYPRESS SEM IC ON DU CT OR □ - p q & eSÛ'IbbE OQObMfiS 2 R3CYP .r S - l O C Y 7 C I6 4 A C Y 7 C 1 6 6 A ";ui'./^CTPRESS , _ SEMICONDUCTOR 16,384 x 4 Static R/W RAM Features Functional Description • Automatic power-down when

7C192-12

Abstract: 7C192-15 7C192-20 A10C CY7C191 CY7C192 CY7C192-25PC
Contextual Info: MbE D CYPRESS SEMICON DUC TOR B 250^fc,b2 OOQfc.1,42 3 E 3 C Y P CY7C191 CY7C192 CYPRESS SEMICONDUCTOR Features • Automatic power-down when deselected • Transparent write 7C19X • CMOS for optimum speed/power • H ighspeed — tM = 25 ns • Low active power

c46cm

Abstract: CY7C460 CY7C462 CY7C464 IDT7205 IDT7206
Contextual Info: CY7C460 CY7C462 CY7C464 m .W C Y P R E S S C ascadable 8 K x 9 F I F O C ascadable 16K x 9 FIFO C ascadable 3 2 K x 9 FIFO Features • • • • • • • • • • • • • • • data outputs go to the high-impedance Functional Description state when R is H IG H .

7C168A

Abstract: CY7C168A CY7C169A 7C168 CY7C168A-25LMB
Contextual Info: CYPRESS SEM ICOND UC TO R MhE D ^ B 250^2 GODbSlM 5 O C V P ,7 ^ CY7C168A CY7C169A <VH 'V? -O 2> CYPRESS SEMICONDUCTOR Features Automatic pow er-dow n when dese­ lected 7C168A CMOS for optimum speed/power High speed — U a = 15 n s — tACE = 10ns(7C169A)

AB26S

Abstract: 7C109A CY7C109 CY7C109A
Contextual Info: CY7C109A PRELIMINARY l ^wSSQBBSf S S ySSt Ì p YJe JkP XRI- XjiïJF ^ 128KX 8 Static RAM Features Functional Description • H ighspeed The CY7C109A is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable

16L88

Abstract: PALC20 PALC16R6-20DMB cypress 16R4 PALC16L8-30DMB 16L8 16R4 16R6 16R8 PALC16R6-30DMB
Contextual Info: 256=^2 ooQb^o s d c y p MbE D CYPRESS SEMICONDUCTOR PAL C20 Series ~ SEMICONDUCTOR Features • CMOS EPROM technology for « p ro ­ grammability • High performance at quarter power • — tpo = 25 ns — ts = 20 ns — tco = 15 ns — Ice = 45 mA • High performance at military

CY7C197

Abstract: CV7C197
Contextual Info: MbE D n " T CYPRESS SEMICONDUCTOR Features Automatic power-down when deselected CMOS for optimum speed/power Highspeed — 20ns Low active power — 880 mW Low standlgr power — 220 mW TlX-compatible imputs and outputs Capable ofwithstanding greater than

CY7C1009

Abstract: 7C1009 A14C
Contextual Info: PRELIMINARY r y f|pPA RJL- lrP Anni I CY7C1009 128Kx 8 Static RAM Features Functional Description • Highspeed — tAA = 12 ns • CMOS for optimum speed/power • Low active power — 1020 mW • Low standby power — 250 mW The CY7C1009 is a high-performance

automaticpower change over switch circuit diagram

Abstract: CY7C185 CY7C185A
Contextual Info: CY7C185A '* C YPRESS 8K x 8 Static RAM Features Functional D escription • High speed — 20 ns • CMOS for optimum speed/power T he CY7C185A is a high-perform ance CMOS static RA M organized as 8192 words by 8 bits. Easy mem ory expansion is provided by an active LO W chip enable

P4C148

Abstract: P4C149
Contextual Info: P4C148, P4C149 ULTRA HIGH SPEED 1K x 4 STATIC CMOS RAMS FEATURES Full CMOS, 6T Cell Two Options – P4C148 Low Power Standby Mode – P4C149 Fast Chip Select Control High Speed Equal Access and Cycle Times – 10/12/15/20/25/35/45/55 ns (Commercial) – 15/20/25/35/45/55 ns (P4C148 Military)

P4C147

Contextual Info: P4C147 ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM FEATURES Full CMOS, 6T Cell Single 5V ± 10% Power Supply High Speed Equal Access and Cycle Times – 10/12/15/20/25 ns (Commercial) – 15/20/25/35 ns (Military) Separate Input and Output Ports Three-State Outputs

Contextual Info: CY7B194 CY7B195 CY7B196 PRELIMINARY CYPRESS SEMICONDUCTOR 65,536 x 4 Static R/W RAM Features Functional Description • High speed — tAA = 10 ns • BiCMOS for optimum speed/power • Low active power — 825 mW • Low standby power — 330 mW • Automatic power-down when

Contextual Info: CY7C451 CY7C453 m r cypress Functional Description Features • 512 x 9 CY7C451 and 2,048 x 9 (CY7C453) FIFO buffer memory • Expandable in width and depth • High-speed 70-MHz standalone; 50-MHz cascaded • Supports free-running 50% duly cycle clock inputs

Contextual Info: CY7C171A CY7C172A r^ y p p p cc Features F unctional D escription • Automatic power-down when deselected • CMOS for optimum speed/power • High speed — tAA = 15 ns • Transparent write 7C171A • Low active power — 375 mW • Low standby power

Contextual Info: CY7B180 CY7B181 PRELIMINARY CYPRESS SEMICONDUCTOR Features 4K x 18 Cache Tag • Can be used as 4K x 18 SRAM Functional Description Supports 50-MHz cache for all major high-speed processors 4K x 18 tag organization BiCMOS for optimum speed/power High speed

Contextual Info: CY7B191 CY7B192 PRELIMINARY F CYPRESS SEMICONDUCTOR 64Kx 4 Static R/W RAM with Separate I/O Features Functional Description • High speed T he CY7B191 and CY7B192 are highperformance BiCMOS static RAM s orga­ nized as 64K words by 4 bits with separate I/O. Easy m em oiy expansion is provided

P4C168

Abstract: P4C169 P4C170
Contextual Info: P4C168, P4C169, P4C170 ULTRA HIGH SPEED 4K x 4 STATIC CMOS RAMS FEATURES Full CMOS, 6T Cell Fully TTL Compatible, Common I/O Ports High Speed Equal Access and Cycle Times – 12/15/20/25/35ns (Commercial) – 20/25/35/45/55/70ns (P4C168 Military) Three Options

CY7C185A-20LMB

Abstract: C185A CY7C185 CY7C185A 624a2
Contextual Info: 1CY 7C18 5A CY7C185A 8K x 8 Static RAM Features • High speed — 20 ns • CMOS for optimum speed/power • Low active power — 743 mW • Low standby Power — 220 mW • TTL-compatible inputs and outputs • Easy memory expansion with CE1, CE2 and OE features

Contextual Info: P4C147 ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM FEATURES Full CMOS, 6T Cell Single 5V ± 10% Power Supply High Speed Equal Access and Cycle Times – 10/12/15/20/25 ns (Commercial) – 15/20/25/35 ns (Military) Separate Input and Output Ports Three-State Outputs

Contextual Info: P4C1681, P4C1682 ULTRA HIGH SPEED 4K x 4 STATIC CMOS RAMS FEATURES Full CMOS, 6T Cell Fully TTL Compatible Inputs and Outputs High Speed Equal Access and Cycle Times – 12/15/20/25 ns (Commercial) – 20/25/35ns (Military) Standard Pinout (JEDEC Approved)