samsung ddr3
Abstract: udqs ddr3 datasheet DDR3 guide ddr3 samsung DDR3 SDRAM VSS ddr3 udqs samsung ddr3 2010
Contextual Info: Rev. 1.0 Feb. 2010 Samsung DDR2 & DDR3 Datasheet Guide Differential input voltage SPEC comparison Rev.1.0 DDR2 and DDR3 SDRAM differential input voltage - Description of datasheet - DDR2 [ VID ] for differential input signals CK, CK/, DQS, DQS/, UDQS, UDQS/, LDQS,
|
Original
|
samsung ddr3udqsddr3 datasheetddr3 guide+4ddr3samsung ddr3 sdram vssddr3 udqssamsung ddr3 2010
|
PDF
|
E3235
Contextual Info: TOSHIBA TENTATIVE TC59WM815/07/03BFT-70,-75,-80 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC 4,194,304-WORDSX4BANKSX16-BITS SYNCHRONOUS DYNAMIC RAM 8,388,608-WORDSX4BANKSX8-BITS SYNCHRONOUS DYNAMIC RAM 16,777,216-WORDSX4BANKSX4-BITS SYNCHRONOUS DYNAMIC RAM
|
OCR Scan
|
tc59wm815/07/03bft-70304-wordsx4banksx16-bits608-wordsx4banksx8-bits216-wordsx4banksx4-bits+4tc59wm815bfttc59wm807bfttc59wm803bfte3235
|
PDF
|
lm814
Abstract: ID32-001
Contextual Info: TOSHIBA TC59LM814/06BFT-22,-24,-30 TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC 4,194,304-WORDSX4BANKSX16-BITS DOUBLE DATA RATE FAST CYCLE RAM 8,388,608-WORDSX4BANKSX8-BITS DOUBLE DATA RATE FAST CYCLE RAM DESCRIPTION TC59LM814/06BFT are a CMOS Double Data Rate Fast Cycle Random Access Memory DDR
|
OCR Scan
|
tc59lm814/06bft-22tc59lm814/06bfttc59lm814bft304-words+5tc59lm806bftlm814/06bft-22lm814id32-001
|
PDF
|
|
Contextual Info: 200PIN DDR2 400 SO-DIMM 256MB With 32Mx16 CL3 TS32MSQ64V4M Description Placement The TS32MSQ64V4M is a 32M x 64bits DDR2-400 SO-DIMM. The TS32MSQ64V4M consists of 4pcs 32Mx16its DDR2 SDRAMs in 84 ball FBGA packages and a 2048 bits serial EEPROM on a 200-pin printed
|
Original
|
200pin256mb32mx16ts32msq64v4m+464bitsddr2-40032mx16its200-pin
|
PDF
|
IS43DR81280B
Abstract: IS46DR16640B IS43DR16640B-25DBL IS46DR16640B-3DBLA IS43DR16640B IS43DR16640B-3DBL
Contextual Info: IS43/46DR81280B/L, IS43/46DR16640B/L PRELMINARY INFORMATION AUGUST 2012 1Gb x8, x16 DDR2 SDRAM FEATURES • Clock frequency up to 400MHz 8 internal banks for concurrent operation
|
Original
|
is43/46dr81280b/lis43/46dr16640b/l400mhzcycles/64+860ball60-ballis43dr81280bis46dr16640bis43dr16640b-25dblis46dr16640b-3dblais43dr16640bis43dr16640b-3dbl
|
PDF
|
AM37xx
Abstract: SPRS616F bt.656 to MIPI digital cvbs encoder 640 480 RGB mipi bridge Cortex-A8 MIPI E2 nand flash 683 Transistor
Contextual Info: AM3715, AM3703 SPRS616F – JUNE 2010 – REVISED AUGUST 2011 www.ti.com AM3715, AM3703 Sitara ARM Microprocessors Check for Samples: AM3715, AM3703 1 AM3715, AM3703 Sitara ARM Microprocessors 1.1 Features 123456 • AM3715/03 Sitara ARM Microprocessors: – Compatible with OMAP 3 Architecture
|
Original
|
am3715am3703sprs616fam37xx+6bt.656 to mipidigital cvbs encoder 640 480rgb mipi bridgecortex-a8 mipie2 nand flash683 transistor
|
PDF
|
W9425G6JH
Contextual Info: W9425G6JH 4 M 4 BANKS 16 BITS DDR SDRAM Table of Contents1. GENERAL DESCRIPTION . 4 2. FEATURES . 4
|
Original
|
w9425g6jh |
PDF
|
|
Contextual Info: M2S1G64CBH4B5P / M2S2G64CB88B5N / M2S4G64CB8HB5N 1GB: 128M x 64 / 2GB: 256M x 64 / 4GB: 512M x 64 PC3-8500 / PC3-10600 / PC3-12800 Unbuffered DDR3 SO-DIMM Based on DDR3-1066/1333/1600 128Mx16 1GB / 256Mx8 (2GB) / 256Mx8 (4GB) SDRAM B-Die Features •Performance:
|
Original
|
m2s1g64cbh4b5pm2s2g64cb88b5nm2s4g64cb8hb5npc3-8500+5pc3-10600pc3-12800ddr3-1066/1333/1600128mx16256mx8
|
PDF
|
|
Contextual Info: iPEM 2.4Gb SDRAM-DDR AS4DDR32M72PBG1 32Mx72 DDR SDRAM iNTEGRATED Plastic Encapsulated Microcircuit FEATURES BENEFITS DDR SDRAM Data Rate = 200, 250, 266, 333Mbps Package: • 208 Plastic Ball Grid Array PBGA , 16 x 23mm-1.0mm pitch 2.5V ±0.2V core power supply
|
Original
|
as4ddr32m72pbg132mx72333mbps23mm-1+1208-pbga
|
PDF
|
|
Contextual Info: iPEM 2.4 Gb SDRAM-DDR2 AS4DDR232M72PBG 32Mx72 DDR2 SDRAM iNTEGRATED Plastic Encapsulated Microcircuit FEATURES BENEFITS DDR2 Data rate = 667, 533, 400 Available in Industrial, Enhanced and Military Temp Package: • 255 Plastic Ball Grid Array PBGA , 25 x 32mm
|
Original
|
as4ddr232m72pbg32mx72 |
PDF
|
18n5o
Abstract: BA2N15 SGX530 PowerVR SGX530 0x4803 Ps3 MOTHERBOARD CIRCUIT diagram DDR2-800 AM38x 15F4 17 inch lcd monitor
Contextual Info: AM3894 AM3892 www.ti.com SPRS681A – OCTOBER 2010 – REVISED MARCH 2011 AM389x Sitara ARM Microprocessors MPUs Check for Samples: AM3894, AM3892 1 Device Summary 1.1 Features • High-Performance Sitara ARM Microprocessors (MPUs) – ARM® Cortex™-A8 RISC MPU
|
Original
|
am3894am3892sprs681aam389x+14vfpv3-ieee75432k-byte256k-byte64k-byte18n5oba2n15sgx530powervr sgx5300x4803ps3 motherboard circuit diagramddr2-800am38x15f417 inch lcd monitor
|
PDF
|
EL 817 C108
Abstract: HDMI I2C
Contextual Info: AM3874, AM3872, AM3871 www.ti.com SPRS695A – SEPTEMBER 2011 – REVISED MARCH 2012 AM387x Sitara ARM Processors Check for Samples: AM3874, AM3872, AM3871 1 High-Performance System-on-Chip SoC 1.1 Features • High-Performance Sitara™ ARM® Processors
|
Original
|
am3874am3872am3871sprs695a+5am387x16/24/30-bit16/24-bitel 817 c108hdmi i2c
|
PDF
|
DM8148 GMII
Abstract: SPRS647 TMS320DM8146 OPP166 TMS320DM814x GP321 lpddr4 implementing pcb layout on tms320dm814x amplifier HS 9004
Contextual Info: TMS320DM8148, TMS320DM8147, TMS320DM8146 SPRS647C – MARCH 2011 – REVISED JANUARY 2012 www.ti.com TMS320DM814x DaVinci Digital Media Processors Check for Samples: TMS320DM8148, TMS320DM8147, TMS320DM8146 1 High-Performance System-on-Chip SoC 1.1 Features
|
Original
|
tms320dm8148tms320dm8147tms320dm8146sprs647c+9tms320dm814x32k-bytedm8148 gmiisprs647opp166gp321lpddr4implementing pcb layout on tms320dm814xamplifier hs 9004
|
PDF
|
|
Contextual Info: OMAP3515/03 Applications Processor www.ti.com SPRS505F – FEBRUARY 2008 – REVISED SEPTEMBER 2009 1 OMAP3515/03 Applications Processor 1.1 Features • • • OMAP3515/03 Applications Processor: – OMAP 3 Architecture – MPU Subsystem • Up to 720-MHz ARM Cortex™-A8 Core
|
Original
|
omap3515/03sprs505f720-mhzomap3515 |
PDF
|
|
|
DDR2-667
Abstract: PC2-5300 SSTL-18
Contextual Info: NT256T64UH4A1FY 256MB: 32M x 64 Unbuffered DDR2 SDRAM DIMM 240pin Unbuffered DDR2 SDRAM MODULE Based on 32Mx16 DDR2 SDRAM Features • JEDEC Standard 240-pin Dual In-Line Memory Module • 32Mx64 DDR2 Unbuffered DIMM based on 32Mx16 DDR2 SDRAM • Performance:
|
Original
|
nt256t64uh4a1fy256mb240pin32mx16+6240-pin32mx6484-ballddr2-667pc2-5300sstl-18
|
PDF
|
M378T2953CZ3
Abstract: 1GB DDR2 4 banks DDR2 SDRAM ECC dm 533 M378T6553CZ0 K4T5108
Contextual Info: 256MB, 512MB, 1GB Unbuffered DIMMs DDR2 SDRAM DDR2 Unbuffered SDRAM MODULE 240pin Unbuffered Module based on 512Mb C-die 64/72-bit Non-ECC/ECC INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.
|
Original
|
256mb512mb240pin64/72-bit+1032mx64m378t3354cz3m378t3354cz0k4t51163qcm378t2953cz31gb ddr2 4 banksddr2 sdram eccdm 533m378t6553cz0k4t5108
|
PDF
|
NT5TU128M8DE
Abstract: NT5TU64M16DG nt5tu64m16dg-Bd NT5TU128M8DE-BD NT5TU256M4DE nt5tu64m NT5TU64M16 NT5TU64M16DG-3C NT5TU64M16DG-3CI NT5TU64M16DG-BE
Contextual Info: NT5TU256M4DE / NT5TU128M8DE / NT5TU64M16DG NT5TB256M4DE / NT5TB128M8DE / NT5TB64M16DG 1Gb DDR2 SDRAM Feature CAS Latency Frequency -37B/-37BI -3C/-3CI -AD/-ADI -AC/-ACI/-ACL -BE -BD DDR2-533 DDR2-667 DDR2-800 DDR2-800 DDR2-1066 DDR2-1066 4-4-4 5-5-5 6-6-6
|
Original
|
nt5tu256m4dent5tu128m8dent5tu64m16dgnt5tb256m4de+13nt5tb128m8dent5tb64m16dg-37b/-37biddr2-533ddr2-667ddr2-800nt5tu64m16dg-bdnt5tu128m8de-bdnt5tu64mnt5tu64m16nt5tu64m16dg-3cnt5tu64m16dg-3cint5tu64m16dg-be
|
PDF
|
nt5tu128m8de-ac
Abstract: NT5TU64M16DG-AD NT5TU128M8DE-AD NT5TU256M4DE NT5TU128M8DE NT5TU64M16DG NT5TU64M16DG-3C Nanya NT5TU64M16DG
Contextual Info: NT5TU256M4DE / NT5TU128M8DE / NT5TU64M16DG 1Gb DDR2 SDRAM Preliminary Edition Features CAS Latency and Frequency Speed Sorts -37B DDR2 -533 -3C DDR2 -667 -AD DDR2 -800 -AC DDR2 -800 Units Bin CL-tRCD-TRP 4-4-4 5-5-5 6-6-6 5-5-5 tck max. Clock Frequency 266
|
Original
|
nt5tu256m4dent5tu128m8dent5tu64m16dgnt5tu128m8de-ac+4nt5tu64m16dg-adnt5tu128m8de-adnt5tu64m16dg-3cnanya nt5tu64m16dg
|
PDF
|
NT5DS8M16FS-5T
Abstract: NT5DS8M16FS-6K NT5DS8
Contextual Info: NT5DS8M16FT NT5DS8M16FS 128Mb DDR SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Burst lengths: 2, 4, or 8 • CAS Latency: 2 & 2.5 for 6K, 2, 2.5, & 3 for 5T
|
Original
|
nt5ds8m16ftnt5ds8m16fs128mbnt5ds8m16fs-5t+2nt5ds8m16fs-6knt5ds8
|
PDF
|
NT5TU32M16AG-37B
Abstract: NT5TU128M4AE nt5tu64m8 nt5tu64m NT5TU32M16 NT5T nt5tu32m16ag nt5tu64m8af
Contextual Info: NT5TU128M4AB/NT5TU128M4AE Green NT5TU64M8AF/NT5TU64M8AB/NT5TU64M8AE(Green) ) 512Mb DDR2 SDRAM Features • Write Latency = Read Latency -1 CAS Latency and Frequency • Programmable Burst Length: 4 and 8
|
Original
|
nt5tu128m4ab/nt5tu128m4aent5tu64m8af/nt5tu64m8ab/nt5tu64m8aent5tu32m16af/nt5tu32m16ag/nt5tu32m16as+9512mbnt5tu32m16ag-37bnt5tu128m4aent5tu64m8nt5tu64mnt5tu32m16nt5tnt5tu32m16agnt5tu64m8af
|
PDF
|
Nanya nt5ds8m16fs
Abstract: NT5DS8M16FS NT5DS8M16FT-5TI NT5DS8M16FS-5T DDR333 DDR400 NT5DS8M16 NT5DS8M16FT-6KI NT5DS8M16FT
Contextual Info: NT5DS8M16FT-5TI NT5DS8M16FS-5TI NT5DS8M16FT-6KI NT5DS8M16FS-6KI 128Mb DDR SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Burst lengths: 2, 4, or 8
|
Original
|
nt5ds8m16ft-5tint5ds8m16fs-5tint5ds8m16ft-6kint5ds8m16fs-6ki+8128mbnanya nt5ds8m16fsnt5ds8m16fsnt5ds8m16fs-5tddr333ddr400nt5ds8m16nt5ds8m16ft
|
PDF
|
NT5TU32M16CG-BD
Abstract: NT5TU32M16CG-be NT5TU64M8CE
Contextual Info: NT5TU128M4CE / NT5TU64M8CE /NT5TU32M16CG 512Mb DDR2 SDRAM C-Die Features • 1.8V ± 0.1V Power Supply Voltage • Data-Strobes: Bidirectional, Differential • Programmable CAS Latency: 3,4,5,6 and 7 • 4 internal memory banks • Programmable Additive Latency: 0, 1, 2, 3, and 4
|
Original
|
nt5tu128m4cent5tu64m8ce/nt5tu32m16cg512mb+2nt5tu32m16cg-bdnt5tu32m16cg-be
|
PDF
|
NT5DS8M16FS-5T
Abstract: NT5DS8M16FS-6K NT5DS8M16 NT5DS8M16FS
Contextual Info: NT5DS8M16FT NT5DS8M16FS 128Mb DDR SDRAM Features • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Burst lengths: 2, 4, or 8 • CAS Latency: 2 & 2.5 for 6K, 2, 2.5, & 3 for 5T
|
Original
|
nt5ds8m16ftnt5ds8m16fs128mbnt5ds8m16fs-5t+2nt5ds8m16fs-6knt5ds8m16
|
PDF
|
NT5DS16M16BF-6K
Abstract: NT5DS32M8BT NT5DS16M16BT-6K NT5DS16M16BT NT5DS64M4BT NT5DS32M
Contextual Info: NT5DS64M4BT NT5DS32M8BT NT5DS16M16BT NT5DS64M4BF NT5DS32M8BF NT5DS16M16BF NT5DS64M4BS NT5DS32M8BS NT5DS16M16BS NT5DS64M4BG NT5DS32M8BG NT5DS16M16BG 256Mb DDR SDRAM Features • Data mask DM for write data • DLL aligns DQ and DQS transitions with CK transitions
|
Original
|
nt5ds64m4btnt5ds32m8btnt5ds16m16btnt5ds64m4bf+9nt5ds32m8bfnt5ds16m16bfnt5ds64m4bsnt5ds32m8bsnt5ds16m16bsnt5ds64m4bgnt5ds16m16bf-6knt5ds16m16bt-6knt5ds32m
|
PDF
|