PU0313
Abstract: D0301 pin DIAGRAM OF IC 7474 108 to 174 mhz C0301 LD11 LD12 LD17 LD18 la3 d20
Contextual Info: 1 2 3 4 5 6 7 8 VCC 1 R0301 100 2 1 VCCPLL VCC A C0301 22uF A 2 7 U0302 NC VCC GND OUT 14 8 VCC CLKIN OSCILLATOR 33.33 MHZ 87 85 91 182 184 40 181 PU0301 RESET~ READY960~ BTERM~ BOFF960~ HOLD960 INTUART~ INT596~ INT9060~ 93 94 95 100 101 102 106 107 108 PU0302
|
Original
|
r0301c0301u0302pu0301+15ready960boff960hold960int596int9060pu0302pu0313d0301pin diagram of ic 7474108 to 174 mhzld11ld12ld17ld18la3 d20
|
PDF
|
MSL260G
Abstract: MSL-260-G D0806 R0807 T0803 D0802 D0807 RDD0804 D0808 5 pin reset ic ARB
Contextual Info: Using the Intel 80960 CA with the PCI 9060 PCI evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000 0-15 Vendor ID, Allocated to PLX by PCI SIG (Read-only) (Default = 10B5)
|
Original
|
pci90600x000000000x000000020x00000004+15100ns200ns300ns80960capclk1-33msl260gmsl-260-gd0806r0807t0803d0802d0807rdd0804d08085 pin reset ic arb
|
PDF
|
PD0404
Abstract: U0401 U0403 pu0403 DIP10 16V8R LA29 LA30 I11I12
Contextual Info: 1 2 3 4 5 6 7 8 PCLK1B LA[2.31] A LA[2.31] LA3 LA28 LA29 LA30 LA31 RESET~ ADS~ BLAST~ WAIT~ READYO~ IORDY~ RESET~ ADS~ BLAST~ WAIT~ READYO~ PU0401 PD0401 1 2 3 4 5 6 7 8 9 10 11 14 23 13 U0401 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE IO1 IO2 IO3 IO4
|
Original
|
pu0401pd0401u0401cs9060+1220v8rpu0402pu0403pu0404pd0402pd0404u0403dip1016v8rla29la30i11i12
|
PDF
|
D0807
Abstract: C0702 D0801 D0806 R0807 T0803 D0808 D0802 RDD0804 C0705
Contextual Info: PLX Technology PCI9060 Demo Board REV 1 1 2 3 4 5 6 7 8 9 10 11 Schematics 06/16/96 Title Page PCI9060, EEPROM 80960CA CPU Local Bus Control SRAM FLASH EPROM, UART 82596CA Ethernet Controller Ethernet Physical Layer PCI Bus Connector Reset, Test Headers Capacitors, Resistors
|
Original
|
pci906080960ca82596cau0101+1220v8ru0102d0807c0702d0801d0806r0807t0803d0808d0802rdd0804c0705
|
PDF
|
16v8 book
Abstract: BREQ9060 BREQ960 596CA
Contextual Info: "* "*Proprietary Rights Notice: * "* * "*This material contains the valuable proprietary and trade * "*secret information of PLX of Mountain View, California. * "*No part of such information *
|
Original
|
16v8 bookbreq9060breq960596ca |
PDF
|
1N4148/2 pin connector sip
Abstract: ACT04 MOTOROLA 1N4148 D0805 pal programming sw dip-3 80960CA 15 pin through hole d sub connector 16v8h DIODE MOTOROLA B33 D0805
Contextual Info: Go to next Section: Using the Motorola 68040 Return to Table of Contents Using the Intel 80960 CA with the PCI 9060 PLX evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000
|
Original
|
pci90600x000000000x000000020x00000004+14100ns200ns300ns80960capclk1-331n4148/2 pin connector sipact04 motorola1n4148 d0805pal programmingsw dip-315 pin through hole d sub connector16v8hdiode motorola b33d0805
|
PDF
|
D0802
Abstract: D0807 C0702 16v8c T0803 D0806 R0807 D0808 RDD0804 pt3868
Contextual Info: 1 2 3 4 5 SPARE GATES: 1 2 3 4 5 6 7 8 9 10 11 14 23 13 A U0101 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE 1 2 3 4 5 6 7 8 9 10 11 14 23 13 22 21 20 19 18 17 16 15 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 20V8R DIP 9 U0102 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11
|
Original
|
u010120v8ru0102pci9060+1280960ca82596cad0802d0807c070216v8ct0803d0806r0807d0808rdd0804pt3868
|
PDF
|
7705 reset
Abstract: BREQ9060 BREQ960 h20000008
Contextual Info: "* "*Proprietary Rights Notice: * "* * "*This material contains the valuable proprietary and trade * "*secret information of PLX of Mountain View, California. * "*No part of such information *
|
Original
|
7705 resetbreq9060breq960h20000008 |
PDF
|