PU0313
Abstract: D0301 pin DIAGRAM OF IC 7474 108 to 174 mhz C0301 LD11 LD12 LD17 LD18 la3 d20
Contextual Info: 1 2 3 4 5 6 7 8 VCC 1 R0301 100 2 1 VCCPLL VCC A C0301 22uF A 2 7 U0302 NC VCC GND OUT 14 8 VCC CLKIN OSCILLATOR 33.33 MHZ 87 85 91 182 184 40 181 PU0301 RESET~ READY960~ BTERM~ BOFF960~ HOLD960 INTUART~ INT596~ INT9060~ 93 94 95 100 101 102 106 107 108 PU0302
|
Original
|
r0301c0301u0302pu0301+15ready960boff960hold960int596int9060pu0302pu0313d0301pin diagram of ic 7474108 to 174 mhzld11ld12ld17ld18la3 d20
|
PDF
|
MSL260G
Abstract: MSL-260-G D0806 R0807 T0803 D0802 D0807 RDD0804 D0808 5 pin reset ic ARB
Contextual Info: Using the Intel 80960 CA with the PCI 9060 PCI evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000 0-15 Vendor ID, Allocated to PLX by PCI SIG (Read-only) (Default = 10B5)
|
Original
|
pci90600x000000000x000000020x00000004+15100ns200ns300ns80960capclk1-33msl260gmsl-260-gd0806r0807t0803d0802d0807rdd0804d08085 pin reset ic arb
|
PDF
|
D0807
Abstract: C0702 D0801 D0806 R0807 T0803 D0808 D0802 RDD0804 C0705
Contextual Info: PLX Technology PCI9060 Demo Board REV 1 1 2 3 4 5 6 7 8 9 10 11 Schematics 06/16/96 Title Page PCI9060, EEPROM 80960CA CPU Local Bus Control SRAM FLASH EPROM, UART 82596CA Ethernet Controller Ethernet Physical Layer PCI Bus Connector Reset, Test Headers Capacitors, Resistors
|
Original
|
pci906080960ca82596cau0101+1220v8ru0102d0807c0702d0801d0806r0807t0803d0808d0802rdd0804c0705
|
PDF
|
ld18
Abstract: LD11 R0201 93cs06 LA18 LD17 LD19 LD20 LD12 U0201
Contextual Info: 1 2 3 4 5 6 7 8 VCC LA[2.31] B LA2 LA3 LA4 LA5 LA6 LA7 LA8 LA9 LA10 LA11 LA12 LA13 LA14 LA15 LA16 LA17 LA18 LA19 LA20 LA21 LA22 LA23 LA24 LA25 LA26 LA27 LA28 LA29 LA30 LA31 101 102 103 106 107 108 109 110 111 112 113 115 116 117 118 119 120 121 122 125 126
|
Original
|
cs9060pu0201pu0202breq9060+13hlda9060int596pci9060ld18ld11r020193cs06la18ld17ld19ld20ld12u0201
|
PDF
|
u1001
Abstract: transistor R1001 16v8c J1001 R1001 PU1003 34x2 U0303F PU1002 c1001
Contextual Info: 1 2 3 4 5 6 7 8 LD[0.31] LBE~[0.3] LA[2.31] LD[0.31] LBE~[0.3] LA[2.31] J1002 J1001 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 LBE~0 LBE~1 LA2 LA3 LA4 LA5 LA6 LA7 LA8 LA9 LA10 LA11 LA12 LA13 LA14
|
Original
|
j1002j1001ready960int596+12u0303f74act14pu1002c1001c1002tl7705au1001transistor r100116v8cr1001pu100334x2
|
PDF
|
1N4148/2 pin connector sip
Abstract: ACT04 MOTOROLA 1N4148 D0805 pal programming sw dip-3 80960CA 15 pin through hole d sub connector 16v8h DIODE MOTOROLA B33 D0805
Contextual Info: Go to next Section: Using the Motorola 68040 Return to Table of Contents Using the Intel 80960 CA with the PCI 9060 PLX evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000
|
Original
|
pci90600x000000000x000000020x00000004+14100ns200ns300ns80960capclk1-331n4148/2 pin connector sipact04 motorola1n4148 d0805pal programmingsw dip-315 pin through hole d sub connector16v8hdiode motorola b33d0805
|
PDF
|
D0802
Abstract: D0807 C0702 16v8c T0803 D0806 R0807 D0808 RDD0804 pt3868
Contextual Info: 1 2 3 4 5 SPARE GATES: 1 2 3 4 5 6 7 8 9 10 11 14 23 13 A U0101 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE 1 2 3 4 5 6 7 8 9 10 11 14 23 13 22 21 20 19 18 17 16 15 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 20V8R DIP 9 U0102 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11
|
Original
|
u010120v8ru0102pci9060+1280960ca82596cad0802d0807c070216v8ct0803d0806r0807d0808rdd0804pt3868
|
PDF
|
U0701
Abstract: C0702 C0704 La2 D22 D0701 U0702 c0706 D0702 C0708 C0705
Contextual Info: 1 LD[0.31] 2 3 LD[0.31] 4 5 6 7 8 LA[2.31] U0701 LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 LD8 LD9 LD10 LD11 LD12 LD13 LD14 LD15 LD16 LD17 LD18 LD19 LD20 LD21 LD22 LD23 LD24 LD25 LD26 LD27 LD28 LD29 LD30 LD31 A B PU0701 PU0702 PU0703 PU0704 PCLK2A RESET CA PORT~
|
Original
|
u0701pu0701pu0702pu0703+15pu0704breq596pu0706ds0702r0702r0703c0702c0704la2 d22d0701u0702c0706d0702c0708c0705
|
PDF
|