lm7805
Abstract: lm7805 datasheet header 20X2 LD11
Contextual Info: 1 2 3 +5V +5V 1 2 3 4 5 6 7 8 9 10 PU0101 PU0102 PU0103 PU0104 A 4 2LINTO~ 2 ADS~ 2BLAST~ 2 LW/R 1 2 3 4 5 6 7 8 9 10 PU0201 PU0401 PU0402 PU0403 PU0404 PU0501 PU0502 PU0601 PU0602 CLK25A 2 2 LA1 LA[2.10] RN0902 COM IN IN IN IN IN IN IN IN IN RN0903 1 2 3
|
Original
|
pu0101pu0102pu0103pu0104+10pu0201pu0401pu0402pu0403pu0404pu0501lm7805lm7805 datasheetheader 20x2ld11
|
PDF
|
MSL260G
Abstract: MSL-260-G D0806 R0807 T0803 D0802 D0807 RDD0804 D0808 5 pin reset ic ARB
Contextual Info: Using the Intel 80960 CA with the PCI 9060 PCI evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000 0-15 Vendor ID, Allocated to PLX by PCI SIG (Read-only) (Default = 10B5)
|
Original
|
pci90600x000000000x000000020x00000004+15100ns200ns300ns80960capclk1-33msl260gmsl-260-gd0806r0807t0803d0802d0807rdd0804d08085 pin reset ic arb
|
PDF
|
PD0404
Abstract: U0401 U0403 pu0403 DIP10 16V8R LA29 LA30 I11I12
Contextual Info: 1 2 3 4 5 6 7 8 PCLK1B LA[2.31] A LA[2.31] LA3 LA28 LA29 LA30 LA31 RESET~ ADS~ BLAST~ WAIT~ READYO~ IORDY~ RESET~ ADS~ BLAST~ WAIT~ READYO~ PU0401 PD0401 1 2 3 4 5 6 7 8 9 10 11 14 23 13 U0401 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE IO1 IO2 IO3 IO4
|
Original
|
pu0401pd0401u0401cs9060+1220v8rpu0402pu0403pu0404pd0402pd0404u0403dip1016v8rla29la30i11i12
|
PDF
|
Y0803
Abstract: U0801B IC LM7805 N1 Y10 pin diagram of IC LM7805 C0801 STI3400 U0101 U0604 plx9060
Contextual Info: Q CL 7 D PR 3 4 14 2 U?A Q 5 CLK 6 {Value} 1 1 2 3 4 5 6 SPARE GATES: 8 ECN HISTORY DESCRIPTION REV 2 -ADD CDREQ DATE APPROVAL 10/24/95 U0101 PU0101 A PU0102 PU0103 12 11 D U0801B 9 Q CLK 8 Q 74ACT74 13 20V8C DIP 22 21 20 19 18 17 16 15 CL O1 IO2 IO3 IO4 IO5
|
Original
|
u0101pu0101pu0102pu0103+12u0801b74act7420v8cpu0104y0803ic lm7805n1 y10pin diagram of ic lm7805c0801sti3400u0604plx9060
|
PDF
|
L1239
Abstract: l0728 l0312 SGS L282 L0936 L11616 L9960 0x00000404 L1198 L1322
Contextual Info: Go to next Section: PCI to Local Bridge Performance Study Return to Table of Contents Using the PCI 9060 without a CPU SGS Thomson MPEG with PCI 9060 PCI 9060/MPEG AN January 14, 1996 MPEG to PCI bus Application Note _ _ _
|
Original
|
9060/mpegl1239l0728l0312+7sgs l282l0936l11616l99600x00000404l1198l1322
|
PDF
|
D0807
Abstract: C0702 D0801 D0806 R0807 T0803 D0808 D0802 RDD0804 C0705
Contextual Info: PLX Technology PCI9060 Demo Board REV 1 1 2 3 4 5 6 7 8 9 10 11 Schematics 06/16/96 Title Page PCI9060, EEPROM 80960CA CPU Local Bus Control SRAM FLASH EPROM, UART 82596CA Ethernet Controller Ethernet Physical Layer PCI Bus Connector Reset, Test Headers Capacitors, Resistors
|
Original
|
pci906080960ca82596cau0101+1220v8ru0102d0807c0702d0801d0806r0807t0803d0808d0802rdd0804c0705
|
PDF
|
16V8-10
Abstract: U0801A
Contextual Info: PowerPC 403 to PCI 9060ES Application Note PCI 9060/403 AN May 10, 1996 Version 0.4 PowerPC 403 to PCIbus Application Note Features_ • • • • Embedded system containing PowerPC 403 with a PCIbus interface PCI 9060ES chip supports master, slave and PCI
|
Original
|
9060es403local403gcpci9060es+5100ns150ns200ns16v8-10u0801a
|
PDF
|
La2 D22
Abstract: RN0401 la3 d20 ld18 PR 84 LD17 LD19 LD20 LD11 LD12
Contextual Info: +3.3V LD[0.31] LD[0.31] LA[2.31] 111111 22446688022446 01091909009090 LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 LD8 LD9 LD10 LD11 LD12 LD13 LD14 LD15 LD16 LD17 LD18 LD19 LD20 LD21 LD22 LD23 LD24 LD25 LD26 LD27 LD28 LD29 LD30 LD31 82 79 78 77 76 75 74 73 72 71 68
|
Original
|
pu0401pu0402pd0401pu0403+15pd0402pd0403rn0401rn8r16p33403gcpowerpc/pci9060esla2 d22la3 d20ld18pr 84ld17ld19ld20ld11ld12
|
PDF
|
R0801
Abstract: U0801A
Contextual Info: +5V +5V +5V RN0701 1 2 3 4 5 6 7 8 9 10 ADS~ BLAST~ LW/R CS1~ PR/W WBE0~ WBE1~ WBE2~ WBE3~ RN0702 COM IN IN IN IN IN IN IN IN IN 1 2 3 4 5 6 7 8 9 10 PU0101 PU0102 PU0103 PU0104 PU0202 PU0203 PU0204 PU0205 RN0703 COM IN IN IN IN IN IN IN IN IN RN9R10P10K 1
|
Original
|
rn0701rn0702pu0101pu0102+8pu0103pu0104pu0202pu0203pu0204pu0205r0801u0801a
|
PDF
|
16V8-10
Abstract: semiconductor ad 5.9 u0304 R0801 74ACT74 LD11 LD12 U0801A LA17 MXA0 A10
Contextual Info: ECN HISTORY |LINK |N2.SCH |N3.SCH |N4.SCH |N5.SCH |N6.SCH |N7.SCH SPARE GATES: DESCRIPTION DATE REV 1 - 01/24/96 REV 2 -CHANGED DRMMUX 2/17/96 APPROVAL PU0101 1 PU0102 PU0103 12 11 D P R U0303B Q 9 CLK C L 1 3 Q 8 74ACT74 PU0104 APPROVALS DATE PLX TECHNOLOGY
|
Original
|
pu0101pu0102pu0103u0303b+1374act74pu0104powerpc/pci9060es220uf16v8-10semiconductor ad 5.9u0304r0801ld11ld12u0801ala17mxa0 a10
|
PDF
|
ACT04
Abstract: ACT14 INT9060 RN1101
Contextual Info: 1 A ADS~ LW/R BLAST~ READYO~ DEN~ DT/R WAIT~ LOCK~ INT9060~ 2 1 2 3 4 5 6 7 8 9 10 VCC RN1101 COM IN IN IN IN IN IN IN IN IN PU0202 PU0201 PU0204 PU0205 PU0203 PU0206 PU0208 PU0207 PU0209 3 1 2 3 4 5 6 7 8 9 10 VCC PU4.7K PU0604 PU0701 PU0702 PU0703 PU0704
|
Original
|
int9060rn1101pu0202pu0201+8pu0204pu0205pu0203pu0206pu0208pu0207act04act14
|
PDF
|
16V8-10
Abstract: PCIbus 16V8 403GA 403GC 9060ES MACH210 MACH210A PCI9060ES MXA0 A10
Contextual Info: Go to next Section: Using the PCI 9060 w/o CPU Return to Table of Contents PowerPC 403 to PCI 9060ES Application Note PCI 9060/403 AN May 10, 1996 Version 0.4 PowerPC 403 to PCIbus Application Note Features_ • • • • Embedded system containing PowerPC 403 with a
|
Original
|
9060es403local403gcpci9060es+10100ns150ns200ns16v8-10pcibus16v8403gamach210mach210amxa0 a10
|
PDF
|
la2 d2 timer
Abstract: L0936 Header 13X2 l0728 PIN DIAGRAM OF IC LM7805 U0202 L9960 STI3400 L1239 L4204
Contextual Info: Go to next Section: PCI to Local Bridge Performance Study Return to Table of Contents Using the PCI 9060 without a CPU SGS Thomson MPEG with PCI 9060 PLX Technology SGS PCI MPEG Board Engineering Changes 07/15/96 1. The PCI9060 always reads long words, even when the local bus is configured for 16-bits. Modify the BUSCTL
|
Original
|
pci906016-bitsla2 d2 timerl0936+8header 13x2l0728pin diagram of ic lm7805u0202l9960sti3400l1239l4204
|
PDF
|
1N4148/2 pin connector sip
Abstract: ACT04 MOTOROLA 1N4148 D0805 pal programming sw dip-3 80960CA 15 pin through hole d sub connector 16v8h DIODE MOTOROLA B33 D0805
Contextual Info: Go to next Section: Using the Motorola 68040 Return to Table of Contents Using the Intel 80960 CA with the PCI 9060 PLX evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000
|
Original
|
pci90600x000000000x000000020x00000004+14100ns200ns300ns80960capclk1-331n4148/2 pin connector sipact04 motorola1n4148 d0805pal programmingsw dip-315 pin through hole d sub connector16v8hdiode motorola b33d0805
|
PDF
|
|
|
D0802
Abstract: D0807 C0702 16v8c T0803 D0806 R0807 D0808 RDD0804 pt3868
Contextual Info: 1 2 3 4 5 SPARE GATES: 1 2 3 4 5 6 7 8 9 10 11 14 23 13 A U0101 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE 1 2 3 4 5 6 7 8 9 10 11 14 23 13 22 21 20 19 18 17 16 15 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 20V8R DIP 9 U0102 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11
|
Original
|
u010120v8ru0102pci9060+1280960ca82596cad0802d0807c070216v8ct0803d0806r0807d0808rdd0804pt3868
|
PDF
|
md14
Abstract: MA7 diode LD11 cr6B r0402 LD12 MD10 MD11 U0401 MD916
Contextual Info: 1 2 3 4 5 6 7 8 LD[0.15] LD[0.15] 2,3,6,9 VCC MD[0.15] 116 101 94 71 56 40 32 19 5 2 2 LA1 LA[2.10] LA[2.10] PD0401 LA2 LA3 LA4 LA5 LA6 8 2 3 3 3 17 18 112 113 114 CLK50 RESET~ VIDCS~ VIDRD~ VIDWR~ 3 PIXCLKG 3 PIXOE~ 15 110 68 73 63 64 MA0 MA1 MA2 MA3
|
Original
|
pd0401clk50irq3400idt72235lb+11sti3400md14ma7 diodeld11cr6br0402ld12md10md11u0401md916
|
PDF
|