MSL260G
Abstract: MSL-260-G D0806 R0807 T0803 D0802 D0807 RDD0804 D0808 5 pin reset ic ARB
Contextual Info: Using the Intel 80960 CA with the PCI 9060 PCI evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000 0-15 Vendor ID, Allocated to PLX by PCI SIG (Read-only) (Default = 10B5)
|
Original
|
pci90600x000000000x000000020x00000004+15100ns200ns300ns80960capclk1-33msl260gmsl-260-gd0806r0807t0803d0802d0807rdd0804d08085 pin reset ic arb
|
PDF
|
Attansic L1
Abstract: IT8511TE ALC660 bd3702 c5914 c5803 cd3102 asus attansic f1 C4422
Contextual Info: 5 Block Diagram 61 02 System Setting 62 C * 63 * 04_CPU-Merom HOST 64 ISA ROM 05 05_CPU-Merom(PWR) 65 SPI ROM * 66 07_CRESTLINE(HOST) 67 * 08 08_CRESTLINE(DMI & CFG) 68 DC & BAT IN 09 09_CRESTLINE(GRAPHIC) 69 * 10 10_CRESTLINE(DDR2) 70 Debug CONN. 11 11_CRESTLINE(PWR)
|
Original
|
gen-ics9lpr363aglf-tcard1394-r5c833codec-alc660it8511te+136c28tt9302tpc28tt9304attansic l1alc660bd3702c5914c5803cd3102asusattansic f1c4422
|
PDF
|
PD0404
Abstract: U0401 U0403 pu0403 DIP10 16V8R LA29 LA30 I11I12
Contextual Info: 1 2 3 4 5 6 7 8 PCLK1B LA[2.31] A LA[2.31] LA3 LA28 LA29 LA30 LA31 RESET~ ADS~ BLAST~ WAIT~ READYO~ IORDY~ RESET~ ADS~ BLAST~ WAIT~ READYO~ PU0401 PD0401 1 2 3 4 5 6 7 8 9 10 11 14 23 13 U0401 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE IO1 IO2 IO3 IO4
|
Original
|
pu0401pd0401u0401cs9060+1220v8rpu0402pu0403pu0404pd0402pd0404u0403dip1016v8rla29la30i11i12
|
PDF
|
Y0803
Abstract: U0801B IC LM7805 N1 Y10 pin diagram of IC LM7805 C0801 STI3400 U0101 U0604 plx9060
Contextual Info: Q CL 7 D PR 3 4 14 2 U?A Q 5 CLK 6 {Value} 1 1 2 3 4 5 6 SPARE GATES: 8 ECN HISTORY DESCRIPTION REV 2 -ADD CDREQ DATE APPROVAL 10/24/95 U0101 PU0101 A PU0102 PU0103 12 11 D U0801B 9 Q CLK 8 Q 74ACT74 13 20V8C DIP 22 21 20 19 18 17 16 15 CL O1 IO2 IO3 IO4 IO5
|
Original
|
u0101pu0101pu0102pu0103+12u0801b74act7420v8cpu0104y0803ic lm7805n1 y10pin diagram of ic lm7805c0801sti3400u0604plx9060
|
PDF
|
mah8
Abstract: MDL22 u0502a LD11 LD12 U0101 RN05 RN0501 U0302
Contextual Info: 1 2 3 4 5 SPARE GATES: 1 2 3 4 5 6 7 8 9 10 11 14 23 13 A U0101 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 1 2 3 4 5 6 7 8 9 10 11 14 23 13 22 21 20 19 18 17 16 15 6 |LINK |P2.SCH |P3.SCH |P4.SCH |P5.SCH |P6.SCH |P7.SCH 7
|
Original
|
u0101pci90609060/dramu0102+1020v8rpci9060/drammah8mdl22u0502ald11ld12rn05rn0501u0302
|
PDF
|
16V8H-15
Abstract: 20-2136J res 10k sip 16V8H-15 pc IC 4020 pulse TRANSFORMER valor res 0402 MSL-260-G-H ic 0808 data sheet 16v8h
Contextual Info: PLX Technology PCI9060 DEMO List of Materials 06/16/96 Description Qty Vendor Vendor Part Reference Designator PCB,PCI9060 DEMO,Rev A IC,PCI9060,PQFP IC,80960CA,33 MHz,PQFP IC,82596CA,33 MHz,PFQP IC,82C503,PLCC IC,16550A,PLCC IC,Static Ram, 32Kx8, 15 nsec, 28 Pin 300 Mil SOJ
|
Original
|
pci906080960ca82596ca82c503+146550a32kx8256kx8ns16550av16v8h-1520-2136jres 10k sip16v8h-15 pcic 4020pulse transformer valorres 0402msl-260-g-hic 0808 data sheet16v8h
|
PDF
|
L1239
Abstract: l0728 l0312 SGS L282 L0936 L11616 L9960 0x00000404 L1198 L1322
Contextual Info: Go to next Section: PCI to Local Bridge Performance Study Return to Table of Contents Using the PCI 9060 without a CPU SGS Thomson MPEG with PCI 9060 PCI 9060/MPEG AN January 14, 1996 MPEG to PCI bus Application Note _ _ _
|
Original
|
9060/mpegl1239l0728l0312+7sgs l282l0936l11616l99600x00000404l1198l1322
|
PDF
|
D0807
Abstract: C0702 D0801 D0806 R0807 T0803 D0808 D0802 RDD0804 C0705
Contextual Info: PLX Technology PCI9060 Demo Board REV 1 1 2 3 4 5 6 7 8 9 10 11 Schematics 06/16/96 Title Page PCI9060, EEPROM 80960CA CPU Local Bus Control SRAM FLASH EPROM, UART 82596CA Ethernet Controller Ethernet Physical Layer PCI Bus Connector Reset, Test Headers Capacitors, Resistors
|
Original
|
pci906080960ca82596cau0101+1220v8ru0102d0807c0702d0801d0806r0807t0803d0808d0802rdd0804c0705
|
PDF
|
K6R4016V1D-UI10
Abstract: LD0506 BLM21PG331SN1D TP0950 R1004 lm4480 transistor c1026 K6R4016V1D 7-segment LED display 1 to 99 vhdl FB0701
Contextual Info: LatticeMico32/DSP Development Board for LatticeECP2 User’s Guide June 2009 Revision: EB26_02.6 LatticeMico32/DSP Development Board for LatticeECP2 User’s Guide Lattice Semiconductor Introduction This document describes the features and functionality of the LatticeMico32 /DSP Development Board for
|
Original
|
latticemico32/dsplatticemico32tm/dsplatticemico32100mm+12150mm120mmk6r4016v1d-ui10ld0506blm21pg331sn1dtp0950r1004lm4480transistor c1026k6r4016v1d7-segment led display 1 to 99 vhdlfb0701
|
PDF
|
MTC-C202DPRN-1N
Abstract: K6R4016V1D-TC10 7-segment LED display 1 to 99 vhdl TP0335 transistor r1009 TP0339 TP0338 TP0920 TP033 TP0320
Contextual Info: LatticeMico32/DSP Development Board User’s Guide October 2007 Revision: EB17_01.4 LatticeMico32/DSP Development Board User’s Guide Lattice Semiconductor Introduction This document describes the features and functionality of the LatticeMico32/DSP Development Board. This board
|
Original
|
latticemico32/dsplatticemico32mtc-c202dprn-1nk6r4016v1d-tc10+87-segment led display 1 to 99 vhdltp0335transistor r1009tp0339tp0338tp0920tp033tp0320
|
PDF
|
la2 d2 timer
Abstract: L0936 Header 13X2 l0728 PIN DIAGRAM OF IC LM7805 U0202 L9960 STI3400 L1239 L4204
Contextual Info: Go to next Section: PCI to Local Bridge Performance Study Return to Table of Contents Using the PCI 9060 without a CPU SGS Thomson MPEG with PCI 9060 PLX Technology SGS PCI MPEG Board Engineering Changes 07/15/96 1. The PCI9060 always reads long words, even when the local bus is configured for 16-bits. Modify the BUSCTL
|
Original
|
pci906016-bitsla2 d2 timerl0936+8header 13x2l0728pin diagram of ic lm7805u0202l9960sti3400l1239l4204
|
PDF
|
F3J inverter board
Abstract: D9302 it8511te F3J inverter IT8511 a2051 asus c5121 00 F3J INVERTER CABLE Intel t9300
Contextual Info: 5 Block Diagram 61 02 System Setting 62 C * 63 * 04_CPU-Merom HOST 64 ISA ROM 05 05_CPU-Merom(PWR) 65 SPI ROM * 66 B A GDDR2 32Mx16 x4 07_CRESTLINE(HOST) 67 * 08 08_CRESTLINE(DMI & CFG) 68 DC & BAT IN 09 09_CRESTLINE(GRAPHIC) 69 * 10 10_CRESTLINE(DDR2) 70
|
Original
|
m7x/66-mgen-ics9lpr363aglf-t05g001405010gpio12+12c2940r1761f3j inverter boardd9302it8511tef3j inverterit8511a2051asusc5121 00f3j inverter cableintel t9300
|
PDF
|
MB39A132
Abstract: C1602 a v1.3 c06-15 RTM875T-363-GR L0703 C0639 T0926 tpa6017 asus T0927
Contextual Info: A B C D E F80Q SCHEMATIC Revision 2.00 1 1 Content PAGE PAGE SYSTEM PAGE REF. 2 3 4 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 CPU-Penryn 1 CPU-Penryn(2) CPU CAP, Thermal Senor
|
Original
|
ics9lpr363cglf-960glpq7909b150ma+11pu7901bmb39a132c1602 a v1.3c06-15rtm875t-363-grl0703c0639t0926tpa6017asust0927
|
PDF
|
1N4148/2 pin connector sip
Abstract: ACT04 MOTOROLA 1N4148 D0805 pal programming sw dip-3 80960CA 15 pin through hole d sub connector 16v8h DIODE MOTOROLA B33 D0805
Contextual Info: Go to next Section: Using the Motorola 68040 Return to Table of Contents Using the Intel 80960 CA with the PCI 9060 PLX evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000
|
Original
|
pci90600x000000000x000000020x00000004+14100ns200ns300ns80960capclk1-331n4148/2 pin connector sipact04 motorola1n4148 d0805pal programmingsw dip-315 pin through hole d sub connector16v8hdiode motorola b33d0805
|
PDF
|
|
|
L0936
Abstract: L0988 L9960 L1239 STI3400 L1462 E442 L1105 L3216 U0601
Contextual Info: Using the PCI 9060 without a CPU SGS Thomson MPEG with PCI 9060 PCI 9060/MPEG AN January 14, 1996 MPEG to PCI bus Application Note _ _ _ General Description _ Features_
|
Original
|
9060/mpegl0936l0988l9960+7l1239sti3400l1462e442l1105l3216u0601
|
PDF
|
code h7f
Abstract: datasheet LD9 m mah8 MDL22 MDL14 fuse 9060ES A3-12 LD11 MACH210A U0101
Contextual Info: Go to next Section: PowerPC 403 to PCI 9060ES Return to Table of Contents Designing a PCI Memory Board No CPU, DRAM Control examples PLX PCI9060 DRAM Controller Application Note Revision 1.0 September 8, 1995 PLX Technology, Inc. 625 Clyde Avenue, Mt View, California 94043
|
Original
|
9060espci90609060/dram100ns+11150nsbclk-33code h7fdatasheet ld9 mmah8mdl22mdl14 fusea3-12ld11mach210au0101
|
PDF
|
D0802
Abstract: D0807 C0702 16v8c T0803 D0806 R0807 D0808 RDD0804 pt3868
Contextual Info: 1 2 3 4 5 SPARE GATES: 1 2 3 4 5 6 7 8 9 10 11 14 23 13 A U0101 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE 1 2 3 4 5 6 7 8 9 10 11 14 23 13 22 21 20 19 18 17 16 15 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 20V8R DIP 9 U0102 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11
|
Original
|
u010120v8ru0102pci9060+1280960ca82596cad0802d0807c070216v8ct0803d0806r0807d0808rdd0804pt3868
|
PDF
|
16V8H-15
Abstract: U0401 20-2136J PT3877 16v8h 1n4148 0805 20V8H IC 4020 512 eeprom dip 32-pin HEADER 10X2
Contextual Info: PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000 0-15 Vendor ID, Allocated to PLX by PCI SIG Read-only (Default = 10B5) 0x00000002 0-15 Device ID, Allocated by PLX (Read-only) (Default = 9060)
|
Original
|
pci90600x000000000x000000020x00000004+12mcon8-12mcon13-1516v8h-15u040120-2136jpt387716v8h1n4148 080520v8hic 4020512 eeprom dip 32-pinheader 10x2
|
PDF
|
md14
Abstract: MA7 diode LD11 cr6B r0402 LD12 MD10 MD11 U0401 MD916
Contextual Info: 1 2 3 4 5 6 7 8 LD[0.15] LD[0.15] 2,3,6,9 VCC MD[0.15] 116 101 94 71 56 40 32 19 5 2 2 LA1 LA[2.10] LA[2.10] PD0401 LA2 LA3 LA4 LA5 LA6 8 2 3 3 3 17 18 112 113 114 CLK50 RESET~ VIDCS~ VIDRD~ VIDWR~ 3 PIXCLKG 3 PIXOE~ 15 110 68 73 63 64 MA0 MA1 MA2 MA3
|
Original
|
pd0401clk50irq3400idt72235lb+11sti3400md14ma7 diodeld11cr6br0402ld12md10md11u0401md916
|
PDF
|
