Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    86TSOP2 Search Results

    86TSOP2 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    k4s283232

    Abstract: K4S283232E TSOP SDRAM
    Contextual Info: K4S283232E-T CMOS SDRAM 4Mx32 SDRAM E-die TSOP Revision 1.0 May. 2003 Rev. 1.0 May. 2003 K4S283232E-T CMOS SDRAM Revision History Revision 1.0 May 14. 2003 • First spec release. Rev. 1.0 May. 2003 K4S283232E-T CMOS SDRAM 1M x 32Bit x 4 Banks SDRAM in 86TSOP2


    Original
    k4s283232e-t4mx3232bit86tsop2+4200usk4s283232k4s283232etsop sdram PDF

    Z04B

    Abstract: MR27V6441L MARK Z04D MR27V6441L-xxxMP Z04D 48TSOP2 ST03
    Contextual Info: OKI Semiconductor MR27V6441L PEDR27V6441L-02-03 Issue Date: April 4, 2005 Preliminary 64M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27V6441L is a 64 Mbit Production Programmed Read-Only Memory, which is configured as 67,108,864 word × 1-bit. The MR27V6441L supports a simple read operation using a single 3.3V power supply


    Original
    mr27v6441lpedr27v6441l-02-0333mhz20mhz+942soj48bga28sopz04bmark z04dmr27v6441l-xxxmpz04d48tsop2st03 PDF

    300b tube

    Abstract: 90-FBGA-11 165-FBGA-1517 48-TSOP1-1220F 44-TSOP2-400BF-Lead-Free SAMSUNG MCP dram 0X13 SAMSUNG MCP 153 tray bga 64
    Contextual Info: Samsung Proprietary [ Shipping Quantity Information ] As of 2004-03-02 Divide DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM


    Original
    fbga-1124-soj-300-soj-300-tsop2-300af+14-soj-300b28-soj-30028-soj-300a28-soj-400300b tube90-fbga-11165-fbga-151748-tsop1-1220f44-tsop2-400bf-lead-freesamsung mcpdram0x13samsung mcp 153tray bga 64 PDF

    Z04B

    Abstract: MARK Z04D
    Contextual Info: FEDR27T1641L-02-H1 OKI Semiconductor MR27T1641L This version : Feb.28, 2005 Previous version: -.- 8M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27T1641L is a 16 Mbit Production Programmed Read-Only Memory, which is configured as


    Original
    fedr27t1641l-02-h1mr27t1641l30mhz20mhz+542soj48bga28sopz04bmark z04d PDF

    54TSOP2

    Contextual Info: PACKAGE DIMENSIONS CMOS DRAM PLASTIC THIN S M A LL OUT-LINE P A C K A G E TYPE II 44TSOP2-400F Unit : Millimeters #44 fl RFi fl ñR T lf HöHHb #1 0.005'to.oai & -M A X 1.20 18.41«o.io 0.725 «00S4 .y 0.047 1.00»o.io 0.039* 0 .00« TTnOTTOTPTÜTOOTÜ ,0 .605'


    OCR Scan
    44tsop2-400f50-tsop2-400f54-tsop2-400f86-tsop2-400f+154tsop2 PDF

    em 288

    Contextual Info: KM432S2030C CMOS SDRAM 2M X 32 SDRAM 512K X 32bit X 4 Banks Synchronous DRAM LVTTL Revision 1.3 June 1999 Samsung Electronics reserves the right to change products or specification without notice. REV. 1.3 Jun. '99 H £ c w .a m c s KM432S2030C CMOS SDRAM


    OCR Scan
    km432s2030c32bitkm432s2030c-7/8ns/20ns+467ns/68nskm432s2030c-611clkem 288 PDF

    Contextual Info: Advance Information Synch. MROM KM23SV64205T 2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 x32 : CA0 ~ CA8 (x16)


    Original
    km23sv64205t2mx3233mhz50mhz+466mhz83mhz100mhz86-tsop2-400 PDF

    Contextual Info: Advance Information Synch. MROM K3S7V2000M-TC 2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 x32 : CA0 ~ CA8 (x16)


    Original
    k3s7v2000m-tc2mx3233mhz50mhz+366mhz83mhz100mhz PDF

    Z04B

    Abstract: MARK Z04D
    Contextual Info: OKI Semiconductor MR27V1641L FEDR27V1641L-02-H1 Issue Date: April 21, 2006 16M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27V1641L is a 16 Mbit Production Programmed Read-Only Memory, which is configured as 16,777,216 word × 1-bit. The MR27V1641L supports a simple read operation using a single 3.0V or 3.6V power


    Original
    mr27v1641lfedr27v1641l-02-h130mhz20mhz+542soj48bga28sopz04bmark z04d PDF

    Z04B

    Abstract: MARK Z04D Z04D so-8 mark a18 MR27V3241L 40DIP 48TSOP2 CODE z04a
    Contextual Info: OKI Semiconductor MR27V3241L FEDR27V3241L-02-H2 Issue Date: April 4, 2005 32M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27V3241L is a 32 Mbit Production Programmed Read-Only Memory, which is configured as 33,554,432 word × 1-bit. The MR27V3241L supports a simple read operation using a single 3.3V power supply


    Original
    mr27v3241lfedr27v3241l-02-h250mhz20mhz+1042soj48bga28sopz04bmark z04dz04dso-8 mark a1840dip48tsop2code z04a PDF

    KM432S2030C

    Contextual Info: KM432S2030C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.1 March 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.1 Mar. '99 KM432S2030C CMOS SDRAM Revision History


    Original
    km432s2030c32bitkm432s2030c-z125mhz+186-tsop2-400f PDF

    K3S7V2000M-TC

    Abstract: K3S7V2000M-TC10 K3S7V2000M-TC12 K3S7V2000M-TC15 K3S7V2000M-TC20 K3S7V2000M-TC30 RA12
    Contextual Info: K3S7V2000M-TC Synch. MROM 64M-Bit 4Mx16 /2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 (x32): CA0 ~ CA8 (x16)


    Original
    k3s7v2000m-tc64m-bit4mx16/2mx32+1133mhz50mhz66mhz83mhz100mhzk3s7v2000m-tc10k3s7v2000m-tc12k3s7v2000m-tc15k3s7v2000m-tc20k3s7v2000m-tc30ra12 PDF

    KM432S2030C

    Contextual Info: KM432S2030C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.3 June 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.3 Jun. '99 KM432S2030C CMOS SDRAM Revision History


    Original
    km432s2030c32bitkm432s2030c-7/821ns/20ns+467ns/68nskm432s2030c-611clk10clk PDF

    K4S643232C

    Abstract: K4S643232
    Contextual Info: K4S643232C CMOS SDRAM 512K x 32Bit x 4 Banks Synchronous DRAM FEATURES GENERAL DESCRIPTION • • • • The K4S643232C is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG′s high performance CMOS technology. Synchronous design allows precise cycle control with the


    Original
    k4s643232c32bit86-tsop2-400fk4s643232 PDF

    Contextual Info: K4S643232E-TI/P CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Industrial Temperature Revision 1.0 January 2001 Samsung Electronics reserves the right to change products or specification without notice. -1- Rev. 1.0 Jan. 2001 K4S643232E-TI/P


    Original
    k4s643232e-ti/p32bit86-tsop2-400f PDF

    Contextual Info: K4S643234E-TE/N CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Extended Low Power 2.5V Revision 1.0 January 2001 Samsung Electronics reserves the right to change products or specification without notice. -1- Rev. 1.0 (Jan. 2001) K4S643234E-TE/N


    Original
    k4s643234e-te/n32bit86-tsop2-400f PDF

    Contextual Info: K4S643232E CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.0 October 2000 Samsung Electronics reserves the right to change products or specification without notice. -1- Rev. 1.0 Oct. 2000 K4S643232E CMOS SDRAM Revision History


    Original
    k4s643232e32bitk4s643232e-40/55/7ck4s643232e-45+186-tsop2-400f PDF

    K4S643232C

    Contextual Info: K4S643232C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.1 November 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.1 Nov. '99 K4S643232C CMOS SDRAM Revision History


    Original
    k4s643232c32bitkm432s2030ct-g/fk4s643232c-tc/tl+186-tsop2-400f PDF

    44-SOP-600

    Abstract: 86-TSOP2-400 44-TSOP2-400
    Contextual Info: PACKAGE DIMENSIONS 32-DIP-600 #32 #17 n n n n n n n n n n n n n n n n 13.60± o.2q 0.535±o.eoe y o O o i_ I L J ' U U L 1 U U D L 3 U U U U U #1 UT_J #16 0 -1 5 ° 243 n kí »i ELECTRONICS Un* : mm/inch 244 ELECTRONICS 80INWU3313 ELECTRONICS s Pic» « Il


    OCR Scan
    32-dip-60080inwu331344-tsop2-40041tfl+5s3jn0u1331310max70-ssop-50086-tsop2-40044-sop-600 PDF

    AR19

    Abstract: KM23SV32205T-15 KM23SV32205T-20 KM23SV32205T-30 RA12
    Contextual Info: KM23SV32205T Synch. MROM 1M x32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Switchable organization 2,097,152 x 16 word mode / 1,048,576 x 32(double word mode) • All inputs are sampled at the rising edge of the system clock


    Original
    km23sv32205t33mhz50mhz66mhz+686tsop2ar19km23sv32205t-15km23sv32205t-20km23sv32205t-30ra12 PDF

    KM23SV32205T-15

    Abstract: KM23SV32205T-20 KM23SV32205T-30 RA12
    Contextual Info: Preliminary Synch. MROM KM23SV32205T 1M x32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Switchable organization 2,097,152 x 16 word mode / 1,048,576 x 32(double word mode)


    Original
    km23sv32205t33mhz50mhz66mhz+686-tsop2-40062maxkm23sv32205t-15km23sv32205t-20km23sv32205t-30ra12 PDF

    KM23SV64205T-10

    Abstract: KM23SV64205T-12 KM23SV64205T-20 RA12
    Contextual Info: Advance Information Synch. MROM KM23SV64205T 2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 x32 : CA0 ~ CA8 (x16)


    Original
    km23sv64205t2mx3233mhz50mhz+766mhz83mhz100mhzkm23sv64205t-10km23sv64205t-12km23sv64205t-20ra12 PDF

    Contextual Info: Preliminary Synch. MROM KM23SV32205T 1M x32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL com patible with m ultiplexed address • Sw itchable organization 2,097,152 x 16 word mode / The KM 23SV32205T is a synchronous high bandwidth mask


    OCR Scan
    km23sv32205t23sv32205t50mhz PDF

    Contextual Info: KM432S2030C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.0 March 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.0 Mar. '99 KM432S2030C CMOS SDRAM Revision History


    Original
    km432s2030c32bitkm432s2030c-z125mhz+4km432s2030c-7115mhzkm432s2030c-886-tsop2-400f PDF