Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    64KX32 Search Results

    64KX32 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    64KX32

    Abstract: 7C1334-100 7C1334-133 7C1334-50 7C1334-80 CY7C1334
    Contextual Info: fax id: 1084 CY7C1334 PRELIMINARY 64Kx32 Pipelined SRAM with NoBL Architecture Features • Low 16.5 mW standby power Functional Description • Pin compatible and functionally equivalent to ZBT™ device MT55L64L32P • Supports 133-MHz bus operations with zero wait states


    Original
    cy7c133464kx32mt55l64l32p133-mhz+47c1334-1007c1334-1337c1334-507c1334-80 PDF

    km 1667

    Abstract: KM732V696-13 KM732V696-15 KM732V6961
    Contextual Info: PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM Rev 0.0 ELECTRONICS 7*^4142 0G372b7 fllT This Material Copyrighted By Its Respective Manufacturer PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM 64K x 32 - Bit Synchronous Pipelined Burst SRAM FEA T U R ES G E N E R A L DESCRIPTIO N


    OCR Scan
    km732v696/l64kx320g372b70d372fl2+4km 1667km732v696-13km732v696-15km732v6961 PDF

    Contextual Info: fax id: 1084 W CYPRESS CY7C1334 PRELIMINARY 64Kx32 Pipelined SRAM with NoBL Architecture Features Functional Description • S u p p o rts 13 3 -M H z b u s o p e ratio n s w ith zero w ait sta tes— D ata is tra n s ferred on ev e ry clo ck T he C Y 7 C 1 334 is a 3.3V 64K by 32 syn ch ron ous-p ip eline d


    OCR Scan
    cy7c133464kx32 PDF

    MAV5

    Contextual Info: fax id: 1084 ^ CY7C1334 PRELIMINARY 64Kx32 Pipelined SRAM with NoBL Architecture • Low 16.5 mW standby power Features • Pin compatible and functionally equivalent to ZBT™ device MT55L64L32P • Supports 133-MHz bus operations with zero wait states


    OCR Scan
    cy7c133464kx32mt55l64l32p133-mhz+1mav5 PDF

    Contextual Info: fax id: 1088 CY7C1333 ADVANCED INFORMATION 64Kx32 Flow-Through SRAM with NoBL Architecture Features Functional Description • S u p p o rts 6 6 -M H z bus o p e ra tio n s w ith zero w ait sta tes— D ata is tra n s ferred on ev e ry clock • In te rn ally se lf-tim e d o u tp u t b u ffe r co n tro l to elim in a te


    OCR Scan
    cy7c133364kx32 PDF

    Contextual Info: a WM YP64K32V-XTQX WHITE /MICROELECTRONICS 64Kx32 M o n o lith ic P ipelined Synchronous SRAM advanced * FEATURES • Fast Access Times of 8 and 10ns ■ Industrial and M ilitary Temperature Ranges ■ Fast OE Access Time of 7ns ■ W rite Pass-through Capability


    OCR Scan
    yp64k32v-xtqx64kx3230pfoutput100-pin PDF

    Contextual Info: K7A203600B K7A203200B K7A201800B Preliminary 64Kx36/x32 & 128Kx18 Synchronous SRAM Document Title 64Kx36 & 64Kx32 & 128Kx18-Bit Synchronous Pipelined Burst SRAM Revision History History Draft Date Remark 0.0 1. Initial draft Dec. 10. 2001 Preliminary 0.1 1. Add tCYC 250,225, 200MHz bin.


    Original
    k7a203600bk7a203200bk7a201800b64kx36/x32+5128kx1864kx3664kx32128kx18-bit200mhz PDF

    Contextual Info: EDI8L3265C White Electronic Designs T NO 64Kx32 CMOS High Speed Static RAM DESCRIPTION FEATURES The EDI8L3265C is a high speed, high performance, four megabit density Static RAM organized as a 64Kx32 bit array.  64Kx32 bit CMOS Static  Random Access Memory Array


    Original
    edi8l3265c64kx32 PDF

    Contextual Info: fax id : 1084 CY7C1334 64Kx32 Pipelined SRAM with NoBL Architecture Featu res Functional Description • Supports 133-MHz bus operations with zero wait states— Data is transferred on every clock • Internally self-timed output buffer control to eliminate


    OCR Scan
    cy7c133464kx32133-mhz100-mhz+280-mhzr50-m PDF

    Contextual Info: PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM SPECIFICATION REVISION HISTORY REV. NO. 0.0 SUMMARY DATE Initial Release 1997. 1. 29 • • • » • • • • • • • • Rev 0.0 ELECTRONICS • 7^4142 00372^7 AIT PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM


    OCR Scan
    km732v696/l64kx32732v696/l152-bit PDF

    Contextual Info: KM732V688/L_ 64Kx32 Synchronous SRAM Document Titie 64Kx32-Bit Synchronous Pipelined Burst SRAM, 3.3V Power Datasheets for 100QFP/TQFP Revision History Rev. No. History Draft Date Remark Rev. 0.0 Initial dra ft Jan. 19.1996 P relim inary


    OCR Scan
    km732v688/l_64kx3264kx32-bit100qfp/tqfp+3km732v688/l100-tqfp-1420a100-qfp-1420c PDF

    M5M5V2132GP7

    Abstract: MH2568BBN MH2568BBNA M5M51008BVP
    Contextual Info: Memory capacity Memory Configuration Access/ Clock ne Functionmode 5.0/7.S 5.0/8.5 5.5/10.0 7.0/13.3 8,0/15.0 12 15 20 12 15 20 12 15 20 Vcc= 3.13 to 3.47V 2M Sync. Burst Pipeline 64Kx32 V c c — 3 .1 3 to 3.8V Sync. Burst Pipeline 4Mx1 4M Vcc= 3.13 to 3.6V


    OCR Scan
    64kx32512kx8m5m5v2132gp-5hm5m5v2132gp-5+10m5m5v2132gp-6m5m5v2132gp-7m5m5v2132gp-8m5m5v4r01j-12m5m5v4r01j-i5m5m5v4r01j-20m5m5v2132gp7mh2568bbnmh2568bbnam5m51008bvp PDF

    TME 57

    Abstract: D02S D012 D031 EDI8M3264C
    Contextual Info: ELECTRONIC DESIGNS I NC S1E D 32301m ü0012Sfa S7b B E L D ^ED I EDI8M3264C Electronic Design» tnc.a High Speed Two Megabit SRAM Module 64Kx32 Static RAM CMOS, High Speed Module T -V i6 - 2 3 -JY Features The EDI8M3264Cis a high speed 2megabit State RAM 64Kx32 bit CMOS Static


    OCR Scan
    000125bedi8m3264c64kx3264kx4+8oi8m3264c3s3011400012h0edi8u3264ctme 57d02sd012d031 PDF

    D028

    Abstract: simm-30 timing EDI8F3265C25MZI t1is 64KX32 D010 D021 I8F3265C25M jedec 64-pin simm
    Contextual Info: ELECTRONIC DESIGNS INC 51E 1 • 323D11M Ü001058 Sfl7 H E L D EDI8F3265C T -V i -23-/y ^ E D*slD I Bectrofìlc gra Inc." High Speed Two Megabit SRAM Module 64KX32 Static RAM CMOS, High Speed Module Features TheEDI8F3265Cisahighspeed2megabit Static RAM module organized as 64Kx32. This module is constructed


    OCR Scan
    3b3011wedi8f3265c64kx32theedi8f3265cisahighspeed2megabit+1264kx4staticramsinsojt-46-23-14edi8f3265c20mzcedi8f3265c25mzcd028simm-30 timingedi8f3265c25mzit1isd010d021i8f3265c25mjedec 64-pin simm PDF

    DQ14

    Abstract: d022 dq24
    Contextual Info: x32 Pinout Map for 64 and 72 pin ZIP Package Configurations 512KX32 256Kx32 128Kx32 64Kx32 PD3 PD3 PD0 PD0 PD2 PD0 DQ0 DQ0 DQ0 000 DQ0 DQ0 DQ0 DQ1 DQ1 DQ1 DQ1 DQ1 DQ1 DQ2 DQ2 DQ1 DQ2 DQ2 DQ2 0Q2 VSS PD0 DQ3 DQ3 DQ3 DQ3 DQ3 DQ3 DQ3 VCC VCC VCC VCC VCC VCC VCC


    OCR Scan
    512kx32256kx32128kx3264kx32+41dq18dq14d022dq24 PDF

    Contextual Info: W D EDI8F3265C \ 64Kx32 SRAM Module ELECTRONIC DESIGNS, INC. 64Kx32 Static RAM CMOS, High Speed Module Features The EDI8F3265C is a high speed 2 megabit Static RAM 64Kx32 bit CMOS Static module organized as 64Kx32. This module is constructed Random Access Memory


    OCR Scan
    edi8f3265c64kx3264kx4 PDF

    MoSys 1T sram

    Abstract: 64Kx32 CL018G M1T2HT18FE32E C-l018 "1t-sram"
    Contextual Info: High Speed Flow-through 2-Mbit 64Kx32 Standard 1T-SRAM Embedded Memory Macro M1T2HT18FE32E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 32-Bit wide data buses


    Original
    64kx32m1t2ht18fe32e32-bitcl018g+43200ummosys 1t sramc-l0181t-sram PDF

    WKX 54

    Abstract: WKX 62 WKX vll
    Contextual Info: KM732V688/L 64Kx32 Synchronous SRAM 64Kx32-Bit Synchronous Pipelined Burst SRAM FEATURES GENERAL DESCRIPTION • • • • • • • • • • • • • • The KM732V688/L is a 2,097,152 bit Synchronous Static Ran­ dom Access Memory designed for high performance second


    OCR Scan
    km732v688/l64kx32wkx 54wkx 62+1wkx vll PDF

    Contextual Info: ADVANCE 128Kx18>64Kx32/36 MICRON I Q w O T C D O i l | N D l r D I U 3.3V I/O, PI PELI NED, DCD S Y N C B U R S T SRAM MT58LC128K18C6, MT58LC64K32C6, MT58LC64K36C6 I D C T n O I A I UI n IV I 3.3V Supply, Pipelined, Burst Counter and Double-Cycle Deselect


    OCR Scan
    mt58lc128k18c6mt58lc64k32c6mt58lc64k36c6100-pin PDF

    64KX32

    Abstract: 7C1334-100 7C1334-133 7C1334-50 7C1334-80 CY7C1334
    Contextual Info: CY7C1334 V CYPRESS 64Kx32 Pipelined SRAM with NoBL Architecture Features • Lo w 16.5 mW s ta n d b y p o w e r • Pin c o m p a tib le and fu n c tio n a lly e q u iv a le n t to Z B T ™ d e vice MT55L64L32P • S u p p o rts 133-MHz bus o p e ra tio n s w ith zero w a it sta te s


    OCR Scan
    cy7c133464kx32mt55l64l32p133-mhz+7100-mhz80-mhz50-mhz7c1334-1007c1334-1337c1334-507c1334-80 PDF

    Contextual Info: PRELIMINARY KM732V688/L 64Kx32 Synchronous SRAM 64K x 32 - Bit Synchronous Pipelined Burst SRAM FEATURES GENERAL DESCRIPTION • • • • • • • • • • • The KM732V688/L is a 2,097,152-bit Synchronous Static Random Access Memory designed for high performance


    OCR Scan
    km732v688/l64kx32152-bitd3hfi74 PDF

    Contextual Info: EDI8F3265C 64Kx32 SRAM Module 64Kx32 Static RAM CMOS, High Speed Module Features The EDI8F3265C is a high speed 2 megabit Static RAM module organized as 64Kx32. This module is constructed from eight 64Kx4 Static RAMs in SOJ packages on an epoxy laminate FR4 board.


    Original
    edi8f3265c64kx3264kx401581usa PDF

    K7A203200B

    Abstract: K7A203600B
    Contextual Info: K7A203600B K7A203200B 64Kx36/x32 Synchronous SRAM Document Title 64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM Revision History History Draft Date Remark 0.0 1. Initial draft Dec. 10. 2001 Preliminary 0.1 1. Add tCYC 250,225, 200MHz bin. Jan . 17. 2002


    Original
    k7a203600bk7a203200b64kx36/x3264kx36+464kx32-bit200mhz225mhz250/200/167mhz PDF

    Contextual Info: é MC 8 0 3 6 4 K 3 2 , M C 8 0 3 1 2 8 K 3 2 64Kx32, 128Kx32 Pipeline B u r s t SRAM M o S ys Preliminary High perform ance, low pow er pipeline burst SRAM • Ultra low pow er fo r green PC and battery powered PC High perform ance • 83-133M Hz Speed grades


    OCR Scan
    83-133m100-pin PDF