V96XPBC Search Results
V96XPBC Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
96 pin DIN connector
Abstract: pci schematics I960SX MON960 Quatro-960
|
Original |
quatro-960v96xpbcmon96096-pin+3 | |
|
Contextual Info: V96xPBC Rev.B2 LOCAL BUS to PCI BRIDGE CONTROLLER FOR i960 Cx/Hx/Jx/Sx, 486® and PowerPC 401Gx PROCESSORS ❒ Glueless interface between Intel’s i960 processors and the industry standard PCI Bus ❒ Fully compliant with PCI 2.1 specification ❒ Configurable for primary master, bus master, |
Original |
v96xpbc401gx8/16-bit2348g | |
i960Cx
Abstract: AA10 V96BMC V96BMC-33LP V96BMC-40LP
|
Original |
v96bmci960cx/hx/jx512mb24-bit+6 | |
|
Contextual Info: V96BMC Rev. D HIGH PERFORMANCE BURST DRAM CONTROLLER FOR ¡960Cx/Hx/Jx PROCESSORS • Pin/Software compatible with earlier V96BMC. • Software-configured operational parameters. • Direct interfaces to ¡960Cx/Hx/Jx processors. • Integrated Page Cache Management. |
OCR Scan |
v96bmc960cx/hx/jx512mb2348g | |
V360EPC
Abstract: 1gg7 Extended Sector Remapper V3 Semiconductor V350EPC design of dma controller using vhdl eeprom programmer schematic 24c02 V292PBC V960PBC V961PBC
|
OCR Scan |
am29k960/am29kv350epcv96ssc+9 | |
heartbeat counter
Abstract: PPC401GF V960PBC V961PBC V96SSC V96SSC-33LP AD1065 ppc401
|
Original |
v96ssc401gxi960sx/jxppc401gx+13 | |
PPC401
Abstract: MAS 10 RCD V3 SEMICONDUCTOR I960SA V96SSC AV9154-04
|
OCR Scan |
v96ssc960jx960sxppc401+4 | |
cloverleaf
Abstract: PCI Bridges
|
Original |
cloverleaf-960240-pinv960dpcv961dpc+3 | |
|
Contextual Info: Chapter 1 Introduction In a very short period of tim e the PCI bus standard has moved beyond the PC to become the most w idely accepted high-perform ance bus standard for embedded applications. As a leader in providing chipset solutions for high-end embedded applications, V3 Sem iconductor |
OCR Scan |
am29k960/am29kv350epcpin91+1 | |
|
Contextual Info: • S00M200 V96BMC jj ; v D000M54 STO Rev. D HIGH PERFORMANCE BURST DRAM CONTROLLER - FOR i960Cx/Hx/Jx PROCESSORS • Pin/Software compatible with earlier V96BMC. • Integrated Page Cache Management. • Direct interfaces to i960Cx/Hx/Jx processors. • 2Kbyte burst transaction support. |
OCR Scan |
s00m200v96bmcd000m54i960cx/hx/jx+4 | |
|
Contextual Info: SUPPORT COMPONENTS V3 CORPORATION V960xPBC Family PCI Local to PCI Bridge Controllers • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Glueless Interface Between Intel’s i960 Embedded Processors and the Industry Standard PCI Bus Fully Compliant With PCI 2.1 |
Original |
v960xpbcwindows95576-bytesv96xpbx+2 | |
|
Contextual Info: V96BMC Rev. D HIGH PERFORMANCE BURST DRAM CONTROLLER FOR i960Cx/Hx/Jx PROCESSORS • Pin/Software compatible with earlier V96BMC. • Software-configured operational parameters. • Direct interfaces to i960Cx/Hx/Jx processors. • Integrated Page Cache Management. |
Original |
v96bmci960cx/hx/jx512mb | |
|
Contextual Info: Chapter 1 Introduction to the V96SSC The V96SSC High-lntegration System Controller provides many of the common peripheral functions required to build a high-perform ance ¡960 Sx or ¡960Jx processor based system in one low-cost component. The V96SSC coupled with DRAM, ROM, and one of Intel’s |
OCR Scan |
v96ssc960jx960sxppc401 | |
PPC401GFContextual Info: 966&5HY% High-Integration System Controller for i960 Sx/Jx and PowerPC401TMGx Processors Data Sheet Revision 2.4x V3 Semiconductor V3 Semiconductor makes no warranties for the use of its products. V3 does not assume any liability for errors which may appear in this document, |
Original |
powerpc401tmgx16mhz20mhz2348g+2 | |
|
|
|||