a39 diode
Abstract: diode b34 A34 A44 a56 transistor TP0903 AD14 diode B61 b58 diode b49 diode diode a61
Contextual Info: 1 2 3 4 5 6 7 8 A A CLK TDD VCC VCC J0901 TP0901 TP C 1 AD31 AD29 AD27 AD25 B C/BE3# AD21 AD19 AD17 C/BE2# IRDY# DEVSEL# LOCK# PERR# SERR# C/BE1# AD14 AD12 AD10 AD8 AD7 C AD5 AD3 AD1 VCC B52 B53 B54 B55 B56 B57 B58 B59 B60 B61 B62 AD8 AD7 +3.3V AD5 AD3 GND
|
Original
|
j0901tp0901ack64req64+14tp0902r0901tp0903pcicon62pci9060a39 diodediode b34a34 a44a56 transistorad14diode b61b58 diodeb49 diodediode a61
|
PDF
|
W48C60
Abstract: J0801 w48c60-422 J0901 MC100LVEL39 MC12430 SME5410MCZ-270 587-pin TMS 3450 TMS 3450 specifications
Contextual Info: SME5410MCZ-270 July 1998 UltraSPARC -IIi CPU Module DATA SHEET 270 MHz CPU, 256 Kbyte E-cache, UPA, 66 MHz PCI DESCRIPTION The UltraSPARC™-IIi CPU module SME5410MCZ-270 is a high performance, SPARC V9-compliant, small form-factor CPU module. It interfaces to the UltraSPARC Port Architecture 64S (UPA64S) interconnect bus,
|
Original
|
sme5410mcz-270upa64sw48c60j0801+7w48c60-422j0901mc100lvel39mc12430587-pintms 3450tms 3450 specifications
|
PDF
|
|
Contextual Info: SME541OMCZ-270 microsystems Ju ly 1998 UltraSPARC -ll/CPU Module DATA SHEET 270 M Hz CPU, 256 Kbyte E-cache, UPA, 66 M Hz PCI D e s c r ip t io n The UltraSPARC™ -IIi CPU m odule SME5410MCZ-270 is a high perform ance, SPARC™ V 9-com pliant, sm all
|
OCR Scan
|
sme541omcz-270sme5410mcz-270upa64s5410m+1z-270
|
PDF
|
MSL260G
Abstract: MSL-260-G D0806 R0807 T0803 D0802 D0807 RDD0804 D0808 5 pin reset ic ARB
Contextual Info: Using the Intel 80960 CA with the PCI 9060 PCI evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000 0-15 Vendor ID, Allocated to PLX by PCI SIG (Read-only) (Default = 10B5)
|
Original
|
pci90600x000000000x000000020x00000004+15100ns200ns300ns80960capclk1-33msl260gmsl-260-gd0806r0807t0803d0802d0807rdd0804d08085 pin reset ic arb
|
PDF
|
AU-6433
Abstract: AR8132 ar8132-al1e C0324 c06-15 au6433 AR8121 AR8132 LAN 12G14530103V J0301
Contextual Info: 5 4 3 2 1 UL20A I/O Board SCHEMATIC R1.1 Transformer D PAGE 01_Block diagram 02_RTC_DC CONN 03_LAN-AR8132 04_LAN-RJ45 CONN 05.USB-Port 06.CARD READER_AU-6433 07_BT 8 9 10 11 12 08_WLAN 09_B to B connector 10-ME_-SCREW HOLE, SMT NUT 11_CRT 12_History USB 1
|
Original
|
ul20alan-ar8132lan-rj45au-6433+12ar8132pp/n11addrn0801t0304ar8132-al1ec0324c06-15au6433ar8121ar8132 lan12g14530103vj0301
|
PDF
|
Y0803
Abstract: U0801B IC LM7805 N1 Y10 pin diagram of IC LM7805 C0801 STI3400 U0101 U0604 plx9060
Contextual Info: Q CL 7 D PR 3 4 14 2 U?A Q 5 CLK 6 {Value} 1 1 2 3 4 5 6 SPARE GATES: 8 ECN HISTORY DESCRIPTION REV 2 -ADD CDREQ DATE APPROVAL 10/24/95 U0101 PU0101 A PU0102 PU0103 12 11 D U0801B 9 Q CLK 8 Q 74ACT74 13 20V8C DIP 22 21 20 19 18 17 16 15 CL O1 IO2 IO3 IO4 IO5
|
Original
|
u0101pu0101pu0102pu0103+12u0801b74act7420v8cpu0104y0803ic lm7805n1 y10pin diagram of ic lm7805c0801sti3400u0604plx9060
|
PDF
|
L1239
Abstract: l0728 l0312 SGS L282 L0936 L11616 L9960 0x00000404 L1198 L1322
Contextual Info: Go to next Section: PCI to Local Bridge Performance Study Return to Table of Contents Using the PCI 9060 without a CPU SGS Thomson MPEG with PCI 9060 PCI 9060/MPEG AN January 14, 1996 MPEG to PCI bus Application Note _ _ _
|
Original
|
9060/mpegl1239l0728l0312+7sgs l282l0936l11616l99600x00000404l1198l1322
|
PDF
|
D0807
Abstract: C0702 D0801 D0806 R0807 T0803 D0808 D0802 RDD0804 C0705
Contextual Info: PLX Technology PCI9060 Demo Board REV 1 1 2 3 4 5 6 7 8 9 10 11 Schematics 06/16/96 Title Page PCI9060, EEPROM 80960CA CPU Local Bus Control SRAM FLASH EPROM, UART 82596CA Ethernet Controller Ethernet Physical Layer PCI Bus Connector Reset, Test Headers Capacitors, Resistors
|
Original
|
pci906080960ca82596cau0101+1220v8ru0102d0807c0702d0801d0806r0807t0803d0808d0802rdd0804c0705
|
PDF
|
SME2411BGA-66
Abstract: W48C60
Contextual Info: microsystems November 1998 UltraSPARC -!!/ CPU Module DATA SHEET 333/360 M Hz CPU, 2MB E-cache, UPA64S, 66 M Hz PCI F u n c t io n a l D e s c r ip t io n The UltraSPARC™-IIi CPU Module ^ is a high performance, SPARC V9-compliant, small form-factor proces
|
OCR Scan
|
upa64s64-bitsme2411bga-66w48c60 |
PDF
|
SME2411BGA-66
Abstract: W48C60 SME2411BGA w48c60-422 UPA64S J0801 PCI INC SME5421MCZ-333 SME5421MCZ-360 UltraSPARC-IIi
Contextual Info: 805-5004.frm Page 1 Friday, January 22, 1999 4:42 PM SME5421MCZ-333 SME5421MCZ-360 December 1998 UltraSPARC -IIi CPU Module DATA SHEET 333/360 MHz CPU, 2-MByte E-cache, UPA64S, 66 MHz PCI FUNCTIONAL DESCRIPTION The UltraSPARC™-IIi CPU Module [1] is a high performance, SPARC V9-compliant, small form-factor processor module. It interfaces to the UltraSPARC Port Architecture 64-bit Slave UPA64S interconnect bus, main
|
Original
|
sme5421mcz-333sme5421mcz-360upa64s64-bit+7sme2411bga-66w48c60sme2411bgaw48c60-422j0801pci incultrasparc-iii
|
PDF
|
CRT - TCL COLOUR TV SCHEMATIC DIAGRAM
Abstract: MATSUA compressor catalogue Riyadh Cables Catalogue PD 18N50 equivalent MATSUSHITA compressor catalogue CRT TCL COLOUR TV SCHEMATIC DIAGRAM Anritsu ML524B operation manual ML2430 CRT - tcl 29" COLOUR TV SCHEMATIC DIAGRAM Anritsu MG442A
Contextual Info: CONTENTS Outline of Anritsu Corporation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 How to Use This Catalog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Sales, Shipping, and Service Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
|
Original
|
crt - tcl colour tv schematic diagrammatsua compressor catalogueriyadh cables catalogue pd18n50 equivalent+6matsushita compressor cataloguecrt tcl colour tv schematic diagramanritsu ml524b operation manualml2430crt - tcl 29" colour tv schematic diagramanritsu mg442a
|
PDF
|
48c60
Abstract: CZ-333
Contextual Info: SME5421MCZ-333 June 1998 m icrosystem s UltraSPARC-ll/ CPU Module DATA SHEET 333 MHz CPU, 2MB E-cache, UPA, 66 MHz PCI F u n c t io n a l D e s c r ip t io n [1] The UltraSPARC-IIi CPU M odule is a high perform ance, SPARC V9-com pliant, small form -factor processor
|
OCR Scan
|
sme5421mcz-333upa64s48c60cz-333 |
PDF
|
DAT46
Contextual Info: Preliminary SME5431 PCI-360 SME5434PCI-440 SME5434PCI-480 m icrosystem s March 1999 UltraSPARC -!!/ CPU Module DATA SHEET 360/440/480M H z CPU; 0.25 to 2 MB L2 cache, UPA64S, 66M Hz PCI D e s c r ip t io n The SME5431PCI and SME5434PCI UltraSPARC™-IIi CPU Modules provide high-performance, SPARC v9
|
OCR Scan
|
sme5431pci-360sme5434pci-440sme5434pci-480+6360/440/480mupa64ssme5431pcisme5434pcisme1430dat46
|
PDF
|
|
Contextual Info: chipKIT Max32™ Board Reference Manual Revision: July 25, 2011 1300 NE Henley Court, Suite 3 Pullman, WA 99163 509 334 6306 Voice | (509) 334 6300 Fax Overview The chipKIT Max32 is a microcontroller board based on the Microchip PIC32MX795F512L, a member of the 32-bit PIC32 microcontroller
|
Original
|
max32pic32mx795f512l32-bitpic32+2j8-09c1rx/etxd1/pmd11/rf0
|
PDF
|
|
|
SME2411BGA-66
Abstract: W48C60 SME2411BGA SME1040LGA w48c60-422 J0801 UltraSPARC ii MC100LVEP210 SME5431PCI-360 SPARC v9 architecture BLOCK DIAGRAM
Contextual Info: Preliminary SME5431PCI-360 SME5434PCI-440 SME5434PCI-480 March 1999 UltraSPARC -IIi CPU Module DATA SHEET 360/440/480MHz CPU; 0.25 to 2 MB L2 cache, UPA64S, 66MHz PCI DESCRIPTION The SME5431PCI and SME5434PCI UltraSPARC™-IIi CPU Modules provide high-performance, SPARC v9
|
Original
|
sme5431pci-360sme5434pci-440sme5434pci-480360/440/480mhz+15upa64s66mhzsme5431pcisme5434pcisme1430sme1430lgasme2411bga-66w48c60sme2411bgasme1040lgaw48c60-422j0801ultrasparc iimc100lvep210sparc v9 architecture block diagram
|
PDF
|
805-0086-02
Abstract: J0801 UltraSPARC ii Sun UltraSparc II
Contextual Info: SME5421MCZ-300 microsystems Ju ly 1998 UltraSPARC -ll/CPU Module DATA SHEET 300 M Hz CPU, 0.5 MB E-cache, UPA, 66 M Hz PCI D e s c r ip tio n '11 The UltraSPARC™-Hi CPU m odule is a h igh perform ance, SPARC V9-com pliant, sm all form -factor CPU m odule. It interfaces to the UltraSPARC P ort A rchitecture 64S UPA64S interconnect bus, m ain m em ory, and
|
OCR Scan
|
sme5421mcz-300upa64se5421mz-300+4805-0086-02j0801ultrasparc iisun ultrasparc ii
|
PDF
|
1N4148/2 pin connector sip
Abstract: ACT04 MOTOROLA 1N4148 D0805 pal programming sw dip-3 80960CA 15 pin through hole d sub connector 16v8h DIODE MOTOROLA B33 D0805
Contextual Info: Go to next Section: Using the Motorola 68040 Return to Table of Contents Using the Intel 80960 CA with the PCI 9060 PLX evaluation board, Schematics PLX TECHNOLOGY PCI9060 Demo Board I/O MAP 06/16/96 PCI Configuration Registers Address BIT Function 0x00000000
|
Original
|
pci90600x000000000x000000020x00000004+14100ns200ns300ns80960capclk1-331n4148/2 pin connector sipact04 motorola1n4148 d0805pal programmingsw dip-315 pin through hole d sub connector16v8hdiode motorola b33d0805
|
PDF
|
SME2411BGA
Abstract: SME2411BGA-66 J0801 SME1040LGA UltraSPARC ii w48c60 UltraSparc IIi
Contextual Info: Preliminary SME5431PCI-360 SME5434PCI-440 September 2001 DATA SHEET UltraSPARC IIi CPU Module 360/440MHz CPU; 0.25 to 2 MB L2 cache; UPA64S, 66MHz PCI Interfaces DESCRIPTION The UltraSPARC™-IIi CPU Modules provide high-performance, SPARC v9 architecture computing on a mezzanine-style configuration consisting of an UltraSPARC-IIi microprocessor, L2 cache SRAMs, and high speed
|
Original
|
sme5431pci-360sme5434pci-440360/440mhzupa64s+866mhzsme2411bgasme2411bga-66j0801sme1040lgaultrasparc iiw48c60ultrasparc iii
|
PDF
|
L0936
Abstract: L0988 L9960 L1239 STI3400 L1462 E442 L1105 L3216 U0601
Contextual Info: Using the PCI 9060 without a CPU SGS Thomson MPEG with PCI 9060 PCI 9060/MPEG AN January 14, 1996 MPEG to PCI bus Application Note _ _ _ General Description _ Features_
|
Original
|
9060/mpegl0936l0988l9960+7l1239sti3400l1462e442l1105l3216u0601
|
PDF
|
W48C60
Abstract: w48c60-422 805-0086-02 SME1040 UltraSPARC ii J0801 tba 940 MC100LVEL39 MC12430 SME5421MCZ-300
Contextual Info: SME5421MCZ-300 July 1998 UltraSPARC -IIi CPU Module DATA SHEET 300 MHz CPU, 0.5 MB E-cache, UPA, 66 MHz PCI DESCRIPTION [1] The UltraSPARC™-IIi CPU module is a high performance, SPARC V9-compliant, small form-factor CPU module. It interfaces to the UltraSPARC Port Architecture 64S UPA64S interconnect bus, main memory, and
|
Original
|
sme5421mcz-300upa64sw48c60w48c60-422+7805-0086-02sme1040ultrasparc iij0801tba 940mc100lvel39mc12430
|
PDF
|
D0802
Abstract: D0807 C0702 16v8c T0803 D0806 R0807 D0808 RDD0804 pt3868
Contextual Info: 1 2 3 4 5 SPARE GATES: 1 2 3 4 5 6 7 8 9 10 11 14 23 13 A U0101 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11 I12 OE 1 2 3 4 5 6 7 8 9 10 11 14 23 13 22 21 20 19 18 17 16 15 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IO8 20V8R DIP 9 U0102 CLK I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 I11
|
Original
|
u010120v8ru0102pci9060+1280960ca82596cad0802d0807c070216v8ct0803d0806r0807d0808rdd0804pt3868
|
PDF
|
lm7805
Abstract: lm7805 datasheet header 20X2 LD11
Contextual Info: 1 2 3 +5V +5V 1 2 3 4 5 6 7 8 9 10 PU0101 PU0102 PU0103 PU0104 A 4 2LINTO~ 2 ADS~ 2BLAST~ 2 LW/R 1 2 3 4 5 6 7 8 9 10 PU0201 PU0401 PU0402 PU0403 PU0404 PU0501 PU0502 PU0601 PU0602 CLK25A 2 2 LA1 LA[2.10] RN0902 COM IN IN IN IN IN IN IN IN IN RN0903 1 2 3
|
Original
|
pu0101pu0102pu0103pu0104+10pu0201pu0401pu0402pu0403pu0404pu0501lm7805lm7805 datasheetheader 20x2ld11
|
PDF
|
