74HCT11 Search Results

IC 74HC112

Abstract: 74HC112
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141A Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised May 2000

74ls112 pin diagram

Abstract: 74HC112
Contextual Info: GD54/74HC112, GD54/74HCT112 DUAL J-K FLIP-FLOPS WITH PRESET & CLEAR General Description These devices are identical in pinout to the 54/74LS112. They consist of two J-K flip-flops with individual J, K, CLOCK, PRESET, and CLEAR in­ puts. These flip-flops are edge sensitive to the clock

74HCT112N

Contextual Info: 970721 01 SIDA: 1/5 ELFA artikelnr. 73-516-38 74HCT112N logikkrets 970721 01 SIDA: 2/5 970721 01 SIDA: 3/5 970721 01 SIDA: 4/5 970721 01 SIDA: 5/5

74hc11

Contextual Info: 74HC11; 74HCT11 Triple 3-input AND gate Rev. 5 — 16 December 2011 Product data sheet 1. General description The 74HC11; 74HCT11 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .

74hct11m

Abstract: 74hc11
Contextual Info: Technical Data CD54/74HC11 CD54/74HCT11 File N um ber 1475 High-Speed CMOS Logic Triple 3-Input AND Gate Type Features: • B utte red inpu ts ■ Typical propagation delay = 8 ns @ VCc - 5 V, CL = 15 pF, 7« = 25° C T E R M IN A L A S S IG N M E N T The R C A-CD54/74HC11 and C D 54/74HCT11 lo gic gates

74HCT11

Abstract: 74hc11
Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54/74HC11, CD54/74HCT11 Data sheet acquired from Harris Semiconductor SCHS273A High Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised May 2000 Features Description • Buffered Inputs

74hc11

Contextual Info: \ - + Technical Data CD54/74HC11 CD54/74HCT11 HARRIS SEMICOND 3 -2- 1-00 File N um b er SECTOR 27E D H 4302271 1475 001747= 2 • H A S High-Speed CMOS Logic Triple 3-Input AND Gate Type Features: ■ B uffe red inputs m Typical propagation delay = 8 ns r A = 25° c

74hc11

Contextual Info: 74HC11-Q100; 74HCT11-Q100 Triple 3-input AND gate Rev. 2 — 22 March 2013 Product data sheet 1. General description The 74HC11-Q100; 74HCT11-Q100 is a triple 3-input AND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in

GD74HC11

Contextual Info: GD54/74HC11, GD54/74HCT11 TRIPLE 3-INPUT AND GATES General Description These devices are identical in pinout to the 5 4 /7 4 L S 1 1 . They contain three independent 3-input AND gates. These devices are characteriz­ ed for operation over wide temperature ranges to

74HC112

Abstract: data sheet IC 74HC112 CD54HC112F3A CD54HCT112F3A CD74HC112E CD74HC112NSR
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141B Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised March 2002

74hc113

Abstract: 74HCT113 GD74HCT11 74HC GD54HC113 GD74HC113 74LS113
Contextual Info: GD54/74HC113, GD54/74HCT113 DUAL J-K FLIP-FLOPS WITH PRESET General Description These devices are identical in pinout to the 5 4 /7 4 L S 1 13. They consist of two J-K flip-flops with individual J, K, Clock, and Preset inputs. These flip-flops are edge sensitive to the clock input and

Contextual Info: Technical Data CD54/74HC11 CD54/74HCT11 File N um ber 1475 High-Speed CMOS Logic Triple 3-Input AND Gate Type Features: • B u ffe re d inputs ■ Typical propagation delay - 8 ns < ' Vcc = 5 V , C L = 15 pF, 7a = 25° C T E R M IN A L A S S IG N M E N T

CD54HC112

Abstract: CD54HCT112 CD74HC112 CD74HCT112 74hct112
Contextual Info: Technical Data CD54/74HCT112 CD54/74HCT112 HARRIS S E M I C O N D File N um b er 27E T> SE CTO R High-Speed CMOS Logic 1843 Hi 4302271 0017551 h B H A S T - ^ - 1 - 1 Dual J-K Flip-Flop with Set and Reset N e g a t iv e - E d g e T r ig g e r T y p e Featu res:

Contextual Info: Technical Data CD54/74HCT112 CD54/74HCT112 File N um ber 1843 High-Speed CMOS Logic Dual J-K Flip-Flop with Set and Reset N e g a tiv e -E d g e T rig g e r Type Features: • H ysteresis on c lo c k inpu ts lo r im proved noise im m u n ity a n d increased

74HC11

Abstract: 74HCT11 74HC11D 74HC11N 74HCT11D 74HCT11DB 74HCT11N 74HC11DB 74HCT11N pin diagram 74HCT11P
Contextual Info: 74HC11; 74HCT11 Triple 3-input AND gate Rev. 03 — 9 February 2010 Product data sheet 1. General description The 74HC11; 74HCT11 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .

74HC112

Abstract: IC 74HC112
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141C Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised July 2002

CD54HC112F3A

Abstract: CD54HCT112F3A CD74HC112E CD74HCT112E IC 74HC112 74HC112
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141A Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised May 2000

HC Cmos Logic 74Hc11

Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54/74HC11, CD54/74HCT11 Data sheet acquired from Harris Semiconductor SCHS273A High Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised May 2000 Features Description • Buffered Inputs

Contextual Info: [ /Title CD54 HCT11 , CD74 HC11, CD74 HCT11 /Subject (High CD54/74HC11, CD54/74HCT11 Data sheet acquired from Harris Semiconductor SCHS273A High Speed CMOS Logic Triple 3-Input AND Gate August 1997 - Revised May 2000 Features Description • Buffered Inputs

8408801EA

Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141E Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised January 2003

Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141E Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised January 2003

Contextual Info: 74HC11; 74HCT11 Triple 3-input AND gate Rev. 5 — 16 December 2011 Product data sheet 1. General description The 74HC11; 74HCT11 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL LSTTL .

IC 74HC112

Abstract: HC112
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141B Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised March 2002

Contextual Info: Technical Data CD54/74HCT112 CD54/74HCT112 File Number 1843 High-Speed CMOS Logic Dual J-K Flip-Flop with Set and Reset N egative-Edge Trig g er Type Features: • H ysteresis on clo ck inputs for improved noise immunity and increased input rise and tail times