CD74HC112 Search Results
CD74HC112 Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
CD74HC112NSR |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SO -55 to 125 |
![]() |
![]() |
|
CD74HC112E |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 |
![]() |
![]() |
|
CD74HC112M96 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
![]() |
![]() |
|
CD74HC112MT |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
![]() |
||
CD74HC112PWRE4 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-TSSOP -55 to 125 |
![]() |
![]() |
CD74HC112 Datasheets (66)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
CD74HC112 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset | Original | 43.47KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112 |
![]() |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger | Original | 54.05KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112E |
![]() |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger | Original | 54.05KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112E |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 650.43KB | 18 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112E |
![]() |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger | Original | 234.56KB | 13 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112E |
![]() |
CD74HC112 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 774.28KB | 20 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112E | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Scan | 432.86KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112E | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 32.93KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112E96 |
![]() |
Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger | Original | 41.05KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112EE4 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset | Original | 373.18KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112EE4 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 650.43KB | 18 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112EE4 |
![]() |
CD74HC112 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-PDIP -55 to 125 | Original | 774.28KB | 20 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112H | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Scan | 432.86KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112M | Harris Semiconductor | Dual J-K Flip-Flop with Set and Reset | Scan | 432.86KB | 5 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112M96 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 | Original | 650.43KB | 18 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112M96 |
![]() |
HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET | Original | 54.05KB | 8 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112M96 |
![]() |
CD74HC112 - High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 | Original | 774.28KB | 20 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112M96 | Unknown | Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | Historical | 32.93KB | 1 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112M96E4 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset | Original | 373.18KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CD74HC112M96E4 |
![]() |
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 | Original | 650.43KB | 18 |
CD74HC112 Price and Stock
Texas Instruments CD74HC112PWRIC FF JK TYPE DBL 1-BIT 16-TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CD74HC112PWR | Cut Tape | 3,248 | 1 |
|
Buy Now | |||||
![]() |
CD74HC112PWR | 1,714 |
|
Buy Now | |||||||
![]() |
CD74HC112PWR | 741 | 26 |
|
Buy Now | ||||||
![]() |
CD74HC112PWR | Cut Strips | 741 | 6 Weeks | 1 |
|
Buy Now | ||||
![]() |
CD74HC112PWR | 17,007 |
|
Get Quote | |||||||
![]() |
CD74HC112PWR | 43,769 |
|
Get Quote | |||||||
Texas Instruments CD74HC112NSRIC FF JK TYPE DOUBLE 1BIT 16-SO |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CD74HC112NSR | Digi-Reel | 1,800 | 1 |
|
Buy Now | |||||
![]() |
CD74HC112NSR | 1,109 |
|
Buy Now | |||||||
Texas Instruments CD74HC112PWTIC FF JK TYPE DBL 1-BIT 16-TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CD74HC112PWT | Digi-Reel | 698 | 1 |
|
Buy Now | |||||
Texas Instruments CD74HC112PWIC FF JK TYPE DBL 1-BIT 16-TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CD74HC112PW | Tube | 695 | 1 |
|
Buy Now | |||||
Texas Instruments CD74HC112M96IC FF JK TYPE DBL 1-BIT 16-SOIC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CD74HC112M96 | Digi-Reel | 633 | 1 |
|
Buy Now | |||||
![]() |
CD74HC112M96 | 1,874 |
|
Buy Now | |||||||
![]() |
CD74HC112M96 | 71 |
|
Buy Now |
CD74HC112 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141F Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised May 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141F HC112 HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 wiD54HC112, | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
CD54HC112
Abstract: CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112
|
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 CD54HC112 CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
CD74HC112
Abstract: 74HCT 74LS CD74HC112E CD74HCT112
|
Original |
HC112 HCT11 CD74HC112, CD74HCT112 SCHS141 CD74HC112 CD74HCT112 74HCT 74LS CD74HC112E | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
CD54HC112
Abstract: CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112
|
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 CD54HC112 CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112 | |
Contextual Info: CD74HC112, CD74HCT112 S E M I C O N D U C T O R Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 Features Description • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times The Harris CD74HC112 and CD74HCT112 utilize silicongate CMOS technology to achieve operating speeds |
Original |
CD74HC112, CD74HCT112 CD74HC112 CD74HCT112 74HCT | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
|
|||
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
Contextual Info: CD74HC112, CD74HCT112 ^ Texas In s t r u m e n t s Data sheet acquired from Harris Sem iconductor _ schsi4i . , . . _ . . _ Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 Features at VCC = 5V • HCT Types - 4.5V to 5.5V Operation |
OCR Scan |
CD74HC112, CD74HCT112 60MHz | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
CD54HC112
Abstract: CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112
|
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141G HC112 HCT112 CD54HC112 CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112 | |
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 | |
CD54HC112
Abstract: CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112
|
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 CD54HC112 CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112 | |
Contextual Info: ASSESS? CD74HC112, CD74HCT112 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 Features Description • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times The Harris CD74HC112 and CD74HCT112 utilize silicongate CMOS technology to achieve operating speeds |
OCR Scan |
CD74HC112, CD74HCT112 CD74HC112 CD74HCT112 74HCT | |
CD54HC112
Abstract: CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112
|
Original |
HC112 HCT11 CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141H HC112 HCT112 CD54HC112 CD54HC112F3A CD54HCT112 CD54HCT112F3A CD74HC112 CD74HCT112 |