SSOP14 package
Abstract: jedec MO-150 SSOP14 SOT337 MO-150
Contextual Info: PDF: 2000 Jan 04 Philips Semiconductors Package outline SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm D SOT337-1 E A X c y HE v M A Z 8 14 Q A2 A A 3 A1 pin 1 index θ Lp L 7 1 detail X w M bp e 2.5 5 mm scale DIMENSIONS (mm are the original dimensions)
|
Original
|
ssop14ot337-1mo-150ssop14 package+2jedec mo-150sot337
|
PDF
|
|
Contextual Info: SOT337-1 Standard product orientation 12NC ending 118 Rev. 01 — 28 July 2011 Packing information 1. Packing method Fig. 1 Package version 12NC ending Reel dimensions d x w mm SPQ/PQ (pcs) Reels per box Outer box dimensions l x w x h (mm) SOT337-1 118 330 x 16
|
Original
|
ot337-1 |
PDF
|
jedec MO-150
Abstract: ssop14 SSOP14 package MO-150
Contextual Info: PDF: 2003 Mar 24 Philips Semiconductors Package outline SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm D SOT337-1 E A X c y HE v M A Z 8 14 Q A2 A A 3 A1 pin 1 index θ Lp L 7 1 detail X w M bp e 2.5 5 mm scale DIMENSIONS (mm are the original dimensions)
|
Original
|
ssop14ot337-1mo-150jedec mo-150+1ssop14 package
|
PDF
|
|
Contextual Info: Package outline SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm D SOT337-1 E A X c y HE v M A Z 8 14 Q A2 A A 3 A1 pin 1 index θ Lp L 7 1 detail X w M bp e 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max.
|
Original
|
ssop14ot337-1mo-150 |
PDF
|
sot337
Contextual Info: PDF: 1999 Apr 16 Philips Semiconductors Package outline SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm D SOT337-1 E A X c y HE v M A Z 8 14 Q A2 A A 3 A1 pin 1 index θ Lp L 7 1 detail X w M bp e 2.5 5 mm scale DIMENSIONS (mm are the original dimensions)
|
Original
|
ssop14ot337-1mo-150absot337 |
PDF
|
SOT27-1
Abstract: 74hc SOT109-1 SOT163-1 sot27 SOT38 SOT402-1 SOT360-1 1/CN0944 SOT163
Contextual Info: INTEGRATED CIRCUITS DATA SHEET Package information January 1996 File under Integrated Circuits, IC06 Philips Semiconductors Package information PACKAGE INFORMATION PART NUMBER PIN COUNT DIL SO SSOP TSSOP 74HC/HCT00 14 SOT27-1 SOT108-1 SOT337-1 SOT402-1 74HC/HCT02
|
Original
|
74hc/hct00ot27-1ot108-1ot337-1+12ot402-174hc/hct02sot27-174hcsot109-1sot163-1sot27sot38sot402-1sot360-11/cn0944sot163
|
PDF
|
74hc733
Abstract: 74HC73 74HC73N 74HC73D 74HC73DB 74HC73PW JESD22-A114E SSOP14 SSOP14 package
Contextual Info: 74HC73 Dual JK flip-flop with reset; negative-edge trigger Rev. 04 — 19 March 2008 Product data sheet 1. General description The 74HC73 is a high-speed Si-gate CMOS device that complies with JEDEC standard no. 7A. It is pin compatible with Low-power Schottky TTL LSTTL .
|
Original
|
74hc7374hc73374hc73n74hc73d+574hc73db74hc73pwjesd22-a114essop14ssop14 package
|
PDF
|
21A1
Abstract: 74LV125DB 74HC125 74HCT125 74LV125 74LV125D 74LV125N 74LV125PW JESD22-A114E
Contextual Info: 74LV125 Quad buffer/line driver; 3-state Rev. 03 — 7 April 2009 Product data sheet 1. General description The 74LV125 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC125 and 74HCT125. The 74LV125 provides four non-inverting buffer/line drivers with 3-state outputs. The
|
Original
|
74lv12574hc12574hct12521a1+574lv125db74lv125d74lv125n74lv125pwjesd22-a114e
|
PDF
|
CBT3126
Abstract: CBT3126D CBT3126DB CBT3126DS CBT3126PW JESD22-A114E JESD78 sot337-1and sot403-1and
Contextual Info: CBT3126 Quad FET bus switch Rev. 03 — 9 December 2008 Product data sheet 1. General description The CBT3126 is a quad FET bus switch with independent line switches. Each switch is disabled when the associated Output Enable OE input is LOW. The CBT3126 is characterized for operation from −40 °C to +85 °C.
|
Original
|
cbt3126126-typejesd78jesd22-a114e+8jesd22-a115-ajesd22-c101ccbt3126dcbt3126dbcbt3126dscbt3126pwsot337-1andsot403-1and
|
PDF
|
prtr5v0u6s
Abstract: csp1040 TSSOP20 FOOTPRINT ip4065cx11 smd transistor GY sot89 IP4065CX11/LF BV 9y transistor smd IP4058CX8/LF IP4280CZ10 smd transistor GY
Contextual Info: Dark Green − NXP‘s transfer to halogen-free products Why Dark Green? We as NXP are deeply committed to developing eco-friendly products and integrating environmental safety aspects in all manufacturing processes. For our packaging technology this meant a shift to lead-free and halogen-free “Dark Green”, years
|
Original
|
2002/95/ecpmbta42pmeg3005elpmeg6010ep+16pmr780snptvs12vs1urpzu13ypmbta42dspmeg3005etpmeg6010erprtr5v0u6scsp1040tssop20 footprintip4065cx11smd transistor gy sot89ip4065cx11/lfbv 9y transistor smdip4058cx8/lfip4280cz10smd transistor gy
|
PDF
|
74HC27
Abstract: dhvqfn14 74HC27N 74HC27BQ 74HC27D 74HC27DB 74HC27PW 74HCT27 JESD22-A114E HCT273
Contextual Info: 74HC27; 74HCT27 Triple 3-input NOR gate Rev. 03 — 7 January 2008 Product data sheet 1. General description The 74HC27; 74HCT27 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL LSTTL . The 74HC27; 74HCT27 provides the 3-input NOR function.
|
Original
|
74hc2774hct27jesd22-a114ejesd22-a115-a+874hc27ndip14dhvqfn1474hc27bq74hc27d74hc27db74hc27pwhct273
|
PDF
|
dhvqfn14
Abstract: 74HC32 74HCT32 74LV32 74LV32D 74LV32DB 74LV32N 74LV32PW JESD22-A114E
Contextual Info: 74LV32 Quad 2-input OR gate Rev. 03 — 9 November 2007 Product data sheet 1. General description The 74LV32 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32. The 74LV32 provides a quad 2-input OR function. 2. Features
|
Original
|
74lv3274hc3274hct32jesd22-a114e+6jesd22-a115-adhvqfn1474lv32d74lv32db74lv32n74lv32pw
|
PDF
|
74HC164N PIN DIAGRAM
Abstract: 74hc164n 74HCT164 application note 74HC164 74HCT164 74HCT164BQ 74HC164D 74HC164DB 74HCT164D 74HCT164DB
Contextual Info: 74HC164; 74HCT164 8-bit serial-in, parallel-out shift register Rev. 5 — 25 November 2010 Product data sheet 1. General description The 74HC164; 74HCT164 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL LSTTL . They are specified in compliance with JEDEC
|
Original
|
74hc16474hct164hct16474hc164n pin diagram+774hc164n74hct164 application note74hct164bq74hc164d74hc164db74hct164d74hct164db
|
PDF
|
74HCU04
Abstract: 74HCu04 oscillator application note dhvqfn14 NXP 74HCU04D 74HCU04D 74HCU04DB 74HCU04N 74HCU04PW
Contextual Info: 74HCU04 Hex inverter Rev. 3 — 16 September 2010 Product data sheet 1. General description The 74HCU04 is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL LSTTL . It is specified in compliance with JEDEC standard No. 7A.
|
Original
|
74hcu04jesd22-a114fjesd22-a115-aot27-1+874hcu04ndip1474hcu04 oscillator application notedhvqfn14nxp 74hcu04d74hcu04d74hcu04db74hcu04pw
|
PDF
|
|
|
74HC4024
Abstract: 4000B 74HC4024D 74HC4024DB 74HC4024N 74HC4024PW
Contextual Info: 74HC4024 7-stage binary ripple counter Rev. 4 — 29 September 2010 Product data sheet 1. General description The 74HC4024 is a high-speed Si-gate CMOS device and is pin compatible with the 4024 of the 4000B series. The 74HC4024 is specified in compliance with JEDEC
|
Original
|
74hc40244000b74hc4024d74hc4024db+274hc4024n74hc4024pw
|
PDF
|
SCHMITT-TRIGGER application
Abstract: 74LVC74A
Contextual Info: INTEGRATED CIRCUITS 74LVC74A Dual D-type flip-flop with set and reset; positive-edge trigger Product specification IC24 Data Handbook Philips Semiconductors 1998 Jun 17 Philips Semiconductors Product Specification Dual D-type flip-flop with set and reset;
|
Original
|
74lvc74aschmitt-trigger application |
PDF
|
|
Contextual Info: 74HC107; 74HCT107 Dual JK flip-flop with reset; negative-edge trigger Rev. 3 — 18 November 2013 Product data sheet 1. General description The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock CP and reset (R) inputs and complementary Q and Q
|
Original
|
74hc10774hct107hct107 |
PDF
|
|
Contextual Info: 74LVC126A Quad buffer/line driver with 5 V tolerant input/outputs; 3-state Rev. 8 — 8 April 2014 Product data sheet 1. General description The 74LVC126A consists of four non-inverting buffers/line drivers with 3-state outputs, which are controlled by the output enable input nOE . A LOW at nOE causes the outputs
|
Original
|
74lvc126a |
PDF
|
mini inverter circuit schematic diagram
Abstract: dc to ac inverter schematic diagram schematic diagram ac inverter inverter schematic 12 to 220 inverter 12v to 220 v ac inverter SCHEMATIC DIAGRAM 220 V inverter 12 V dc ac inverter reference design DIP14, inverter, high voltage frequency inverter schematic
Contextual Info: INTEGRATED CIRCUITS 74LVU04 Hex inverter Product specification Supersedes data of 1997 Feb 12 IC24 Data Handbook Philips Semiconductors 1998 Apr 20 Philips Semiconductors Product specification Hex inverter 74LVU04 FEATURES DESCRIPTION • Wide operating voltage: 1.0 to 5.5 V
|
Original
|
74lvu0474hcu04mini inverter circuit schematic diagramdc to ac inverter schematic diagram+8schematic diagram ac inverterinverter schematic12 to 220 inverter12v to 220 v ac inverter schematic diagram220 v inverter 12 vdc ac inverter reference designdip14, inverter, high voltagefrequency inverter schematic
|
PDF
|
JESD22-A115
Abstract: JESD78 SSOP14 TSSOP14 CBT3125 JESD22-A114
Contextual Info: INTEGRATED CIRCUITS CBT3125 Quadruple FET bus switch Product data File under Integrated Circuits — ICL03 Philips Semiconductors 2001 Dec 12 Philips Semiconductors Product data Quadruple FET bus switch CBT3125 DESCRIPTION PIN CONFIGURATION The CBT3125 quadruple FET bus switch features independent line
|
Original
|
cbt3125icl03125-typejesd78+4jesd22-a115ssop14tssop14jesd22-a114
|
PDF
|
74ABT
Abstract: 74ABT126 74ABT126D 74ABT126DB 74ABT126PW
Contextual Info: INTEGRATED CIRCUITS 74ABT126 Quad buffer 3-State Product data Supersedes data of 1998 Jan 16 Philips Semiconductors 2002 Dec 13 Philips Semiconductors Product data Quad buffer (3-State) 74ABT126 FEATURES DESCRIPTION • Quad bus interface • 3-State buffers
|
Original
|
74abt12674abt74abt126d74abt126db+174abt126pw
|
PDF
|
74LVC27
Abstract: 74LVC27PW
Contextual Info: INTEGRATED CIRCUITS 74LVC27 Triple 3-input NOR gate Product specification Supersedes data of 1998 Apr 06 IC24 Data Handbook Philips Semiconductors 1998 Apr 28 Philips Semiconductors Product specification Triple 3-input NOR gate 74LVC27 FEATURES DESCRIPTION
|
Original
|
74lvc2774lvc27pw |
PDF
|
74LV126
Abstract: 74LV126PW
Contextual Info: INTEGRATED CIRCUITS 74LV126 Quad buffer/line driver 3-State Product specification Supersedes data of 1997 Feb 03 IC24 Data Handbook Philips Semiconductors 1998 Apr 28 Philips Semiconductors Product specification Quad buffer/line driver (3-State) 74LV126
|
Original
|
74lv12674hc/hct12674lv126pw |
PDF
|
74ABT74
Abstract: 74ABT74PW
Contextual Info: Philips Semiconductors Product specification Dual D-type flip-flop 74ABT74 QUICK REFERENCE DATA SYMBOL DESCRIPTION CONDITIONS Tamb = 25°C; GND = 0V PARAMETER TYPICAL UNIT 3.0 2.5 ns 0.5 ns tPLH tPHL Propagation delay CPn to Qn, Qn tOSLH tOSHL Output to Output skew
|
Original
|
74abt7474abt500nssh00067+174abt74pw
|
PDF
|