74HC107
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset negative-edge trigger |
Original |
PDF
|
50.01KB |
7 |
74HC107D
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset negative-edge trigger |
Original |
PDF
|
55.15KB |
7 |
74HC107D
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
32.93KB |
1 |
74HC107D,652
|
|
NXP Semiconductors
|
Dual JK flip-flop with reset; negative-edge trigger - Description: Dual J-K Flip-Flop with Reset; Negative-Edge Trigger ; Fmax: 78 MHz; Logic switching levels: CMOS ; Number of pins: 14 ; Output drive capability: +/- 5.2 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 16@5V ns; Voltage: 2.0-6.0 V; Package: SOT108-1 (SO14); Container: Bulk Pack, CECC |
Original |
PDF
|
49.98KB |
7 |
74HC107D,653
|
|
NXP Semiconductors
|
Dual JK flip-flop with reset; negative-edge trigger - Description: Dual J-K Flip-Flop with Reset; Negative-Edge Trigger ; Fmax: 78 MHz; Logic switching levels: CMOS ; Number of pins: 14 ; Output drive capability: +/- 5.2 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 16@5V ns; Voltage: 2.0-6.0 V; Package: SOT108-1 (SO14); Container: Reel Pack, SMD, 13", CECC |
Original |
PDF
|
49.98KB |
7 |
74HC107DB
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset negative-edge trigger |
Original |
PDF
|
55.15KB |
7 |
74HC107DB
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
32.93KB |
1 |
74HC107DB,112
|
|
NXP Semiconductors
|
Dual JK flip-flop with reset; negative-edge trigger - Description: Dual J-K Flip-Flop with Reset; Negative-Edge Trigger ; Fmax: 78 MHz; Logic switching levels: CMOS ; Number of pins: 14 ; Output drive capability: +/- 5.2 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 16@5V ns; Voltage: 2.0-6.0 V; Package: SOT337-1 (SSOP14); Container: Tube |
Original |
PDF
|
49.98KB |
7 |
74HC107DB,118
|
|
NXP Semiconductors
|
Dual JK flip-flop with reset; negative-edge trigger - Description: Dual J-K Flip-Flop with Reset; Negative-Edge Trigger ; Fmax: 78 MHz; Logic switching levels: CMOS ; Number of pins: 14 ; Output drive capability: +/- 5.2 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 16@5V ns; Voltage: 2.0-6.0 V; Package: SOT337-1 (SSOP14); Container: Reel Pack, SMD, 13" |
Original |
PDF
|
49.98KB |
7 |
74HC107DB-T
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset negative-edge trigger |
Original |
PDF
|
50.01KB |
7 |
74HC107DB-T
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
32.93KB |
1 |
74HC107D-Q100
|
|
NXP Semiconductors
|
Dual JK flip-flop with reset; negative-edge trigger |
Original |
PDF
|
138.63KB |
17 |
74HC107D-Q100J
|
|
NXP Semiconductors
|
74HC107D-Q100 - 74HC107D-Q100 - Dual JK flip-flop with reset; negative-edge trigger |
Original |
PDF
|
138.61KB |
17 |
74HC107D-T
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset negative-edge trigger |
Original |
PDF
|
50.01KB |
7 |
|
74HC107D-T
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
32.93KB |
1 |
74HC107DW
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset, negative-edge trigger |
Original |
PDF
|
55.15KB |
7 |
74HC107N
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset negative-edge trigger |
Original |
PDF
|
55.15KB |
7 |
74HC107N
|
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
Historical |
PDF
|
32.93KB |
1 |
74HC107N,652
|
|
NXP Semiconductors
|
Dual JK flip-flop with reset; negative-edge trigger - Description: Dual J-K Flip-Flop with Reset; Negative-Edge Trigger ; Fmax: 78 MHz; Logic switching levels: CMOS ; Number of pins: 14 ; Output drive capability: +/- 5.2 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 16@5V ns; Voltage: 2.0-6.0 V; Package: SOT27-1 (DIP14); Container: Bulk Pack, CECC |
Original |
PDF
|
49.98KB |
7 |
74HC107PW
|
|
Philips Semiconductors
|
Dual JK flip-flop with reset negative-edge trigger |
Original |
PDF
|
55.15KB |
7 |