|
Contextual Info: Tfi MICRON TE CHN OLOGY INC 6111549 MICRON TECHNOLOGY INC DE^blllSMI 68C 00060 OOQOGtaO T D T-41-55 IICRON TECHNOLOGY, INC. 655,360 Element Solid-State Image Sensor SYSTEMS GROUP 1447 Tyrell Lane Boise, Idaho 83706 208 386-3800 I TWX 910-970-5973 FEATURES
|
OCR Scan
|
t-41-55is6410 |
PDF
|
CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Contextual Info: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
6004k12znc-b10zn-b14znc-b19+13znc3-b22znc-k19vxi-11chn 550chn 545chn 710chn 712chn 538chn 431chn 709chn 741chn 738chn 648 equivalent
|
PDF
|
CHN 541
Abstract: 220KHZ
Contextual Info: 1. M e c h a n i c a l D im e n s io n s : 2. S c h e m a t i c : FURS o -O 2 XF0063 -AD4 YYWW 0 .541 -o 5 . Max 0 .5 0 0 Max 3. E l e c t r i c a l Tunns Ratio: solation 0CL: 1 - 4 : 2 —5 Voltage: 1:1 850VAC P 1 —4 5.5mH±1 0% DC Res.: Cl Resonant O Specifications:
|
OCR Scan
|
xf0063u01950850vac10khz+5220khzxf0063-ad4aug-10-990-99uffchn 541
|
PDF
|
CHN b42
Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
Contextual Info: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
adsp-21065li-127i-12816-bit+10chn b42chn 743pin of chn 743chn 529chn 524chn 729chn 849chn 616chn 847rym 17-18
|
PDF
|
rbs 6201 manual
Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/
|
Original
|
xrt86l38tr54016g-703rbs 6201 manual+9rbs 6201 power consumptionchn 452rbs 6201 specificationchn 710scr pin configuration chn 035rbs 6201 informationsdh 209rbs 6201lop 36 af
|
PDF
|
|
Contextual Info: SN74ACT8837 64-Bit Floating Point Unit • M u ltip lie r and A L U in One Chip • 6 5 -n s P ipelined P erfo rm a nce • L o w -P o w e r EPIC C M O S • M e e ts IEEE Standard fo r 3 2 - and 6 4 -B it M u ltip ly , A d d , and S u b tra c t • Three-Port A rc h ite c tu re , 6 4 -B it In te rn a l Bus
|
OCR Scan
|
sn74act883764-bitt8837 |
PDF
|
add 2201
Abstract: l 7135 MOTOROLA MP
Contextual Info: XRT86L34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.2 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L34 contains an integrated DS1/ E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/
|
Original
|
xrt86l34add 2201l 7135motorola mp |
PDF
|
CHN 648
Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn 648chn 542chn 612 diode+7chn 552chn 628chn 522chn 632chn 637chn 621chn 631
|
PDF
|
CHN 612 diode
Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
Contextual Info: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn 612 diodechn 545chn 648+7chn 542chn 519st chn 624chn 507scr pin configuration chn 035chn 522chn 535
|
PDF
|
chn 924
Abstract: chn 648 equivalent
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38tr54016g-703chn 924+1chn 648 equivalent
|
PDF
|
chn 924
Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38tr54016g-703chn 924+5chn 643144t1chn g4 120chn 648 equivalent1/chn 545
|
PDF
|
CHN G4 141
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn g4 141 |
PDF
|
PAIRGAIN
Abstract: CHN 552 Motorola wireless router Type 0X69 BT8953EPF E1 PCM encoder RS8953B RS8953BEPF RS8953BEPJ RS8953SPB Water level indicator using 8051
Contextual Info: RS8953B/8953SPB HDSL Channel Unit The RS8953B is a High-Bit-Rate Digital Subscriber Line HDSL channel unit designed to perform data, clock, and format conversions necessary to construct a Pulse Code Multiplexed (PCM) channel from one, two, or three HDSL channels. The PCM channel
|
Original
|
rs8953b/8953spbrs8953bbt8370bt8970+9pairgainchn 552motorola wireless router type 0x69bt8953epfe1 pcm encoderrs8953bepfrs8953bepjrs8953spbwater level indicator using 8051
|
PDF
|
CHN G4 309
Abstract: 40 serice free DMO 565 R CHN 932
Contextual Info: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
xrt86l38chn g4 30940 serice freedmo 565 r+1chn 932
|
PDF
|
|
|
CHN 932
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34chn 932 |
PDF
|
DMO 565 R
Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34dmo 565 rchn 652chn 933+7chn 539w0104chn 628chn 523chn 648 equivalent3667 ictxrt86l34ib
|
PDF
|
DMO 565 R
Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34dmo 565 rchn 656chn 637+7chn 547chn 549dmo 265chn 922 equivalentchn 632chn 645chn 648 equivalent
|
PDF
|
CHN 530
Abstract: chn 707 hiab chn 445 CHN 455
Contextual Info: :Q§ LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE : jdfr/ Integrated De vice Technology, Inc. FEATURES: IDT74FCT88915TT 55/70/100/133 mance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially
|
OCR Scan
|
idt74fct88915tt10mhz133mhzmc88915t+9800ps64/-15mfct88915ttmo-150chn 530chn 707hiabchn 445chn 455
|
PDF
|
ne 565 pll
Abstract: fct88915 idt74fct88915
Contextual Info: :Q§ LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE : jdfr/ In te g ra te d De v ic e T e c h n o lo g y , Inc. FEATURES: IDT74FCT88915TT 55/70/100/133 mance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially
|
OCR Scan
|
idt74fct88915tt10mhz133mhzmc88915t+8800ps64/-15mafct88915ttmo-150psc-4032ne 565 pllfct88915idt74fct88915
|
PDF
|
SDH 209
Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
Contextual Info: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
xrt86vl38sdh 209dmo 565 rscr pin configuration chn 035+5chn g4 309telephone schemessa8316dmo 265chn g4 329
|
PDF
|
dmo 565 r
Abstract: CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618
Contextual Info: xr XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO SEPTEMBER 2004 REV. P1.0.1 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection
|
Original
|
xrt86vl32dmo 565 rchn 522chn 542+7chn 621chn 616chn 507chn 638chn 537chn 543chn 618
|
PDF
|
UFC-20
Abstract: P0154
Contextual Info: FJXL2500B-01 1電子デバイス 作成: 2001 年 2 月 前回作成: 1998 年 12 月 ML2500B DEMO BOARD ML2500B デモボード OFF ON 1. 外観図 スピーカ ジャック POWER LINE OUT ML2500B MSM66P573 MON LINE IN マイク RESET MEM1 MEM3 MEM2 SAM1
|
Original
|
fjxl2500b-01ml2500bmsm66p57301h02h+401h04h01h08hufc-20p0154
|
PDF
|
mPC2933HF
Abstract: ML2500 100kw MSM66P573
Contextual Info: J2D0103-18-Z4 作成:1998年12月 ¡ 電子デバイス ML2500デモボード l ML2500 DEMO BOARD ML2500デモボード ON OFF 1. 外観図 スピーカ ジャック POWER LINE OUT ML2500 MSM66P573 MON LINE IN RESET PAUSE MEM1 MEM2 MEM3 SAM1 SAM2 マイク
|
Original
|
j2d0103-18-z4ml2500msm66p573dipmem3mem2mem11+401h02h01h04hmpc2933hf100kw
|
PDF
|
SP47
Abstract: ML2500 MSM66P573 mPC2933HF chm c13
Contextual Info: お客様各位 資料中の「沖電気」「OKI」等名称の OKI セミコンダクタ株式会社への変更について 2008 年 10 月 1 日を以って沖電気工業株式会社の半導体事業は OKI セミコン ダクタ株式会社に承継されました。 従いまして、本資料中には「沖電気工業株
|
Original
|
j2d0103-18-z4ml2500msm66p573dipmem3mem2mem11+501h02h01h04hsp47mpc2933hfchm c13
|
PDF
|