Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CHN 643 Search Results

    CHN 643 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    AD5380BSTZ-3 Analog Devices 40-Chn 5V Single Supply 14-Bit Visit Analog Devices Buy
    AD5381BSTZ-5-REEL Analog Devices 40-Chn 5V Single Supply 12-Bit Visit Analog Devices Buy
    AD5381BSTZ-5 Analog Devices 40-Chn 5V Single Supply 12-Bit Visit Analog Devices Buy
    AD5390BSTZ-5 Analog Devices 16-Chn 5V Single Supply 14-Bit Visit Analog Devices Buy
    AD5380BSTZ-5 Analog Devices 40-Chn 5V Single Supply 14-Bit Visit Analog Devices Buy

    CHN 643 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CHN 550

    Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
    Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12


    Original
    PDF 6004K12 ZNC-B10 ZN-B14 ZNC-B19 ZNC3-B22 ZNC-K19 VXI-11 CHN 550 CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent

    CHN 652

    Abstract: BA75-01763A EMC6N300 KUBNKM088A Tm61PuzG BCM4401EKFBG Tm61puz 7SZ08 NP-Q35 BA42-00163A
    Text: 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다. This Document can not be used without Samsung’s authorization. 6. MECHANICAL EXPLODED VIEW AND PARTLIST SYSTEM K4001 K0007 K0001 I0003 K0002 K0102 K1001 L1007 K4002


    Original
    PDF K4001 K0007 K0001 K0002 K0102 I0003 K1001 L1007 K0201 K0101 CHN 652 BA75-01763A EMC6N300 KUBNKM088A Tm61PuzG BCM4401EKFBG Tm61puz 7SZ08 NP-Q35 BA42-00163A

    chn 825

    Abstract: venice 6.2 ADP-60ZH BA61-01108A BA92-04518 chn 610 BA59-01953A venice 6.5 HAINAN2 BA46-03755A
    Text: - This Document can not be used without Samsung's authorization - 6. Exploded View and Part List SYSTEM T0010 I0006 T0001 I0001 M3005 G0011 W3007 X2000 T2004 I0009 M0001 M3004 G0003 I0002 B0001 B0013 I0005 B0003 D0001 B0150 B0100 6-1 NP-R20/R21 - This Document can not be used without Samsung's authorization -


    Original
    PDF T0010 I0006 T0001 I0001 M3005 G0011 X2000 W3007 T2004 M0001 chn 825 venice 6.2 ADP-60ZH BA61-01108A BA92-04518 chn 610 BA59-01953A venice 6.5 HAINAN2 BA46-03755A

    CHN b42

    Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
    Text: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original
    PDF ADSP-21065L I-127 I-128 16-bit CHN b42 chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18

    processor cross reference

    Abstract: DATASHEET OF DMA dma controller ADSP-21065 ADSP-21065L CHN 643 CHN 632 CHN 617 CHN 616 CHN 642
    Text:  '0$ Figure 6-0. Listing 6-0. Table 6-0. Table 6-0. Direct Memory Access DMA provides a mechanism for transferring an entire block of data. The processor’s on-chip DMA controller relieves the core processor of moving data between internal memory and an external data source or


    Original
    PDF ADSP-21065L ADSP-21065L processor cross reference DATASHEET OF DMA dma controller ADSP-21065 CHN 643 CHN 632 CHN 617 CHN 616 CHN 642

    CHN 648

    Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN 648 chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631

    CHN 612 diode

    Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
    Text: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN 612 diode CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535

    chn 924

    Abstract: chn 648 equivalent
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, chn 924 chn 648 equivalent

    chn 924

    Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 TR54016, G-703, chn 924 CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545

    CHN G4 141

    Abstract: No abstract text available
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original
    PDF XRT86L38 XRT86L38 CHN G4 141

    CHN G4 309

    Abstract: 40 serice free DMO 565 R CHN 932
    Text: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    PDF XRT86L38 XRT86L38 CHN G4 309 40 serice free DMO 565 R CHN 932

    Untitled

    Abstract: No abstract text available
    Text: AC/DC power supplies JETA3000-400 with three phase input voltage F e a t u re s • • • • • • • • • • • • • • Class: Expert, power density up to 1366 W/dm3 Without Fan Low profile: 39 mm design with blade solder pins; terminal blocks optional


    Original
    PDF JETA3000-400 900ides

    DMO 565 R

    Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
    Text: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    PDF XRT86VL32 XRT86VL32 DMO 565 R chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00

    CHN 932

    Abstract: No abstract text available
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    PDF XRT86L34 XRT86L34 CHN 932

    DMO 565 R

    Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original
    PDF XRT86L34 XRT86L34 DMO 565 R chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent

    SDH 209

    Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
    Text: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    PDF XRT86VL38 XRT86VL38 SDH 209 DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329

    dmo 565 r

    Abstract: CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618
    Text: xr XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO SEPTEMBER 2004 REV. P1.0.1 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original
    PDF XRT86VL32 XRT86VL32 dmo 565 r CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618

    rx1a 1244

    Abstract: CHN 616 ice 8040 ADSP-21065L h 945 p 4000 CMOS texas instruments 0x200014 F15-F8 PM48 multi timer Chn 835
    Text: ADSP-21065L SHARC DSP User’s Manual Revision 2.0, July 2003 Part Number 82-001833-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent


    Original
    PDF ADSP-21065L I-127 I-128 16-bit rx1a 1244 CHN 616 ice 8040 h 945 p 4000 CMOS texas instruments 0x200014 F15-F8 PM48 multi timer Chn 835

    ST CHN 510

    Abstract: 83C97 chn 809 chn 809 ST
    Text: 83C97 T e chn o log y, In co rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface and Serial Port PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation S ym bol indentifies product as A u to D U P L E X device. Description


    OCR Scan
    PDF 83C97 10BASE-T 83C97 10BASET) ST CHN 510 chn 809 chn 809 ST

    chn 809

    Abstract: chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408
    Text: 83C95 T e chn o log y, Inco rp o rate d 10BASE-T Ethernet Transceiver With On Chip Filters And AUI PRELIMINARY October 1994 S E E Q A u to D U P L E X D esignation Symbol indentifies product as AutoDUPLEX device. D escription The 83C95 is a highly integrated analog interface 1C for


    OCR Scan
    PDF 83C95 10BASE-T 83C95 10BASET) 10BASET chn 809 chn 809 ST Transistor TT 2246 transistor chn 037 MO40 TT 2246 transistor capacitor JA8 KMA Series 232 pin diagram of BC 547 SABRE 408

    Transistor TT 2246

    Abstract: transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744
    Text: SEEQ T e chn o log y, Inco rp o rate d 83C96 10BASE-T Ethernet Transceiver With On Chip Filters and Digital Interface PRELIMINARY October 1994 SEEQ AutoDUPLEX Designation Sym bol indentifies product as A u to D U P L E X device. Description The 83C96 is a highly integrated analog interface 1C for


    OCR Scan
    PDF 83C96 10BASE-T 83C96 10BASET) 10BASET Transistor TT 2246 transistor chn 911 TT 2246 transistor jm31a pulse electronics era transformer transistor chn 037 chn 809 S4744

    sla6050

    Abstract: S-MOS Systems chn 513 S-MOS SYSTEMS INC sla6430 SLA6000 CHN 820
    Text: s m a r mw' r w •a s . \ i\. i ?â \ .i i _ ' m m \ t Hi ill 11 Ik . SYSTEMS CMOS GATE ARRAYS 5 ,-i>° Û 000949 SLA 6000 GENERAL DESCRIPTION FEATURES The SLA 6000 series consists of a group of 10 C M O S gate arrays w ith gate co un ts from 513 to 6206 gates.


    OCR Scan
    PDF SLA6000 SLA6000 sla6050 S-MOS Systems chn 513 S-MOS SYSTEMS INC sla6430 CHN 820

    sot39

    Abstract: No abstract text available
    Text: GaAs Components In fineon ftschnu'ogtas Package Information 5 Package Information Discrete and BF Semiconductors Packages Manufacturer EH s CD Date code Year/Month Type code Example > O « = ElH 1994, June • BCW 66 H Manufacturer WVI s Type code Example


    OCR Scan
    PDF MW-12 MW-16 P-TSSOP-10-2 P-VQFN-24-3 sot39

    CHN 643

    Abstract: 269142-1 R/transistor chn 643 269143-1 CHN 645 "network interface cards"
    Text: Catalog 1307515 Issued 9-99 SC Duplex Transceivers Fast Ethernet, ATM, FDDI 100/155 Mb/s SC Multimode Transceivers Product Facts • Data rates of 100 Mb/s Fast Ethernet , 155 Mb/s (ATM) ■ Single +5 volts power supply ■ ECL compatible ■ Wide 25 to 75% duty cycle


    OCR Scan
    PDF lo155 CHN 643 269142-1 R/transistor chn 643 269143-1 CHN 645 "network interface cards"