Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Manufacturer Search

    CL018G Search Results

    CL018G Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    CL018G

    Abstract: TSMC 0.18 um CMOS silicon TSMC 0.18 um CMOS low power low noise frequency divider specification cmos tsmc 0.18 tsmc cmos model N-7075 0.18 um CMOS Process adc verilog tsmc cmos 0.18 um
    Contextual Info: BRIEF PRODUCT SPECIFICATION nPLL20240-18a 240MHz Low Jitter PLL FEATURES • • • • • • • • • TSMC CL018G 1.8 V 240 MHz Low Jitter PLL Reference Clock Input 20 Mhz, 40 MHz and 80 MHz Programmable Steps, 3, 6 or 12 Divider 80 MHz, 40 MHz and 20 MHz Complimentary


    Original     		npll20240-18a240mhzcl018gn-7075+8tsmc 0.18 um cmos silicontsmc 0.18 um cmoslow power low noise frequency divider specificationcmos tsmc 0.18tsmc cmos model0.18 um cmos processadc verilogtsmc cmos 0.18 um PDF

    CL018G

    Abstract: nrzi encoding GT3200 GT3200-DIE GT3200-JD nrzi encoding in usb
    Contextual Info: GT3200-DIE USB 2.0 PHY IC Die Data Brief Product Features Designed on the TSMC 0.18µ Generic Logic Process CL018G with 1.8V core and 3.3V I/O NRZI encoding and decoding USB-IF “Hi-Speed” certified to USB 2.0 electrical specification Supports the USB suspend state, HS detection,


    Original     		gt3200-diecl018g60mhz30mhz+816-bit480mbps12mbps185mwgt3200nrzi encodinggt3200-jdnrzi encoding in usb PDF

    MoSys

    Abstract: CL018G tsmc 0.18um MoSys sram embedded BWEB M1T1HT18PZ32E C-l018 32K32 MoSys 1T sram
    Contextual Info: High Speed Pipelined 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT18PZ32E • High Performance 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late-late write mode timing • 32-Bit wide data buses


    Original     		32kx32m1t1ht18pz32e32-bitcl018g+92300um1650ummosystsmc 0.18ummosys sram embeddedbwebc-l01832k32mosys 1t sram PDF

    mosys sram embedded

    Abstract: CL018G M1T2HT18FE64E
    Contextual Info: High Speed Flow-through 2-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2HT18FE64E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 64-Bit wide data buses


    Original     		32kx64m1t2ht18fe64e64-bitcl018g+33200um2300ummosys sram embedded PDF

    MoSys 1T sram

    Abstract: 64Kx32 CL018G M1T2HT18FE32E C-l018 "1t-sram"
    Contextual Info: High Speed Flow-through 2-Mbit 64Kx32 Standard 1T-SRAM Embedded Memory Macro M1T2HT18FE32E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 32-Bit wide data buses


    Original     		64kx32m1t2ht18fe32e32-bitcl018g+43200ummosys 1t sramc-l0181t-sram PDF

    16Kx32

    Abstract: TSMC 0.18um CL018G M1T1HT18FE64E
    Contextual Info: High Speed Flow-through 1-Mbit 16Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT18FE64E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 64-Bit wide data buses


    Original     		16kx32m1t1ht18fe64e64-bitcl018g+1tsmc 0.18um PDF

    "1t-sram"

    Abstract: TSMC 0.18um CL018G M1T2HT18FL64E MoSys
    Contextual Info: High Speed Flow-through 2-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2HT18FL64E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 64-Bit wide data buses


    Original     		32kx64m1t2ht18fl64e64-bitcl018g+52300um3200um1t-sramtsmc 0.18ummosys PDF

    CL018G

    Abstract: M1T1HT18FL32E MoSys sram embedded TSMC 0.18um Process parameters
    Contextual Info: High Speed Flow-through 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT18FL32E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 32-Bit wide data buses


    Original     		32kx32m1t1ht18fl32e32-bitcl018g+2mosys sram embeddedtsmc 0.18um process parameters PDF

    CL018G

    Abstract: M1T1LT18FL32E
    Contextual Info: Low Power Flow-through 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1LT18FL32E • Low Power 1T-SRAM Standard Macro • 10-83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 32-Bit wide data buses


    Original     		32kx32m1t1lt18fl32e32-bitcl018g PDF

    tsmc 0.18um

    Abstract: CL018G M1T1HT18FE32E
    Contextual Info: High Speed Flow-through 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT18FE32E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 32-Bit wide data buses


    Original     		32kx32m1t1ht18fe32e32-bitcl018g+1tsmc 0.18um PDF

    TSMC cmos 0.18um

    Abstract: TSMC 0.18um SRAM TSMC 180nm single port sram TSMC 180nm dual port sram TSMC 0.18Um tsmc 180nm sram 2 port register file SC18 180-nm TSMC 180nm
    Contextual Info: AMI Semiconductor SC18 0.18µm CMOS Standard Cell SC18 0.18µm CMOS Standard Cell Feature Sheet Key Features • Excellent performance: • 5.6ns delay for an 18 x 18 multiplier • Junction temperature range -40°C to 125°C • AMIS 180nm ASICs provide the optimal combination of


    Original     		180nm200-300mhz30nw/mhz/gatecl018g+14pci33pci66pcix-183m-20620-001tsmc cmos 0.18umtsmc 0.18um sramtsmc 180nm single port sramtsmc 180nm dual port sramtsmc 0.18umtsmc 180nm sram2 port register filesc18180-nmtsmc 180nm PDF

    CL018G

    Abstract: M1T1HT18PL64E 16Kx64 M1T1HT18PL32E fast sram 100mhz mosys sram embedded
    Contextual Info: High Speed Pipelined 1-Mbit 16Kx64 Standard 1T-SRAM Embedded Memory Macro M1T1HT18PL64E • High Performance 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late write mode timing • 64-Bit wide data buses


    Original     		16kx64m1t1ht18pl64e64-bitcl018g+42200umm1t1ht18pl32efast sram 100mhzmosys sram embedded PDF

    CL018G

    Abstract: M1T2LT18FE64E MoSys 1T sram
    Contextual Info: Low Power Flow-through 2-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2LT18FE64E • Low Power 1T-SRAM Standard Macro • 10-83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 64-Bit wide data buses


    Original     		32kx64m1t2lt18fe64e64-bitcl018g+23330ummosys 1t sram PDF

    CL018G

    Abstract: M1T1HT18PE64E Signal Technology 16Kx64
    Contextual Info: High Speed Pipelined 1-Mbit 16Kx64 Standard 1T-SRAM Embedded Memory Macro M1T1HT18PE64E • High Speed 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Early write mode timing • 64-Bit wide data buses


    Original     		16kx64m1t1ht18pe64e64-bitcl018g+1signal technology PDF

    CL018G

    Abstract: 64Kx32 M1T2HT18PE32E TSMC 0.18um 1T-sram tsmc sram "1t-sram"
    Contextual Info: High Speed Pipelined 2-Mbit 64Kx32 Standard 1T-SRAM Embedded Memory Macro M1T2HT18PE32E • High Speed 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Early write mode timing • 32-Bit wide data buses


    Original     		64kx32m1t2ht18pe32e32-bitcl018g+53200um2300umtsmc 0.18um1t-sramtsmc sram PDF

    CL018G

    Abstract: M1T2HT18PL64E mosys sram embedded sram embedded
    Contextual Info: High Speed Pipelined 2-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2HT18PL64E • High Performance 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late write mode timing • 64-Bit wide data buses


    Original     		32kx64m1t2ht18pl64e64-bitcl018g+43200um2300ummosys sram embeddedsram embedded PDF

    CL018G

    Abstract: M1T1HT18PE32E Signal Technology fast sram 100mhz
    Contextual Info: High Speed Pipelined 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT18PE32E • High Speed 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Early write mode timing • 32-Bit wide data buses


    Original     		32kx32m1t1ht18pe32e32-bitcl018g+2signal technologyfast sram 100mhz PDF

    CL018G

    Abstract: M1T1LT18FE32E
    Contextual Info: Low Power Flow-through 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1LT18FE32E • Low Power 1T-SRAM Standard Macro • 10-83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 32-Bit wide data buses


    Original     		32kx32m1t1lt18fe32e32-bitcl018g PDF

    CL018G

    Abstract: M1T2LT18FL32E M1T2LT18FL64E mosys sram embedded tsmc 0.18um
    Contextual Info: Low Power Flow-through 2-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2LT18FL64E • Low Power 1T-SRAM Standard Macro • 10-83 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 64-Bit wide data buses


    Original     		32kx64m1t2lt18fl64e64-bitcl018g+43330umm1t2lt18fl32emosys sram embeddedtsmc 0.18um PDF

    CL018G

    Abstract: M1T1HT18FL64E MoSys MoSys sram embedded
    Contextual Info: High Speed Flow-through 1-Mbit 16Kx64 Standard 1T-SRAM Embedded Memory Macro M1T1HT18FL64E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 64-Bit wide data buses


    Original     		16kx64m1t1ht18fl64e64-bitcl018g+2mosysmosys sram embedded PDF

    CL018G

    Abstract: M1T2HT18FL32E "1t-sram"
    Contextual Info: High Speed Flow-through 2-Mbit 64Kx32 Standard 1T-SRAM Embedded Memory Macro M1T2HT18FL32E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Late write mode timing • 32-Bit wide data buses


    Original     		64kx32m1t2ht18fl32e32-bitcl018g+32300um32kx641t-sram PDF

    CL018G

    Abstract: M1T2HT18PE64E TSMC 0.18um tsmc sram CL018 TSMC 0.18um Process parameters
    Contextual Info: High Speed Pipelined 2-Mbit 32Kx64 Standard 1T-SRAM Embedded Memory Macro M1T2HT18PE64E • High Performance 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Early write mode timing • 64-Bit wide data buses


    Original     		32kx64m1t2ht18pe64e64-bitcl018g+53200umtsmc 0.18umtsmc sramcl018tsmc 0.18um process parameters PDF

    C-l018

    Abstract: fast sram 100mhz CL018G M1T1HT18PL32E mosys sram embedded
    Contextual Info: High Speed Pipelined 1-Mbit 32Kx32 Standard 1T-SRAM Embedded Memory Macro M1T1HT18PL32E • High Performance 1T-SRAM Standard Macro • 200 MHz operation • 1-Clock cycle time • Pipelined read access timing • Late write mode timing • 32-Bit wide data buses


    Original     		32kx32m1t1ht18pl32e32-bitcl018g+42200umc-l018fast sram 100mhzmosys sram embedded PDF

    C-l018

    Abstract: CL018G DS28CN01 DS28E01-100 M1470 DS1961S DS1963S DS2460 DS28E02 DS28E10
    Contextual Info: 19-5870; Rev 0; 5/11 Memory-Mapped SHA-1 Coprocessor The DSSHA1 coprocessor with 64-byte RAM is a synthesizable register transfer level RTL implementation of the FIPS 180-3 Secure Hash Algorithm (SHA-1), eliminating the need to develop software to perform the complex SHA-1 computation required for authenticating


    Original     		64-byteds1963sds1961sds28e10+8ds28e02ds2460ds28cn01ds28e01-10020-bytec-l018cl018gm1470 PDF