LVDSEXT-25
Abstract: BLVDS-25 LVDSEXT25 bga 896 BGA 31 x 31 mm XC2V80 XC2V8000 XC2V40 XC2V250 XC2V500
Contextual Info: XILINX VIRTEX FPGAs http://www.xilinx.com/products/platform/ Pins Body Size I/O’s 204 348 396 564 852 88 120 200 264 432 528 624 720 912 1104 1296 XCV812E XCV405E XCV3200E XCV2600E XCV2000E V-EM 1.8V XCV1600E XCV1000E XCV600E XCV400E XCV300E XCV200E XCV100E
|
Original
|
xc2v250xc2v500xc2vp20xc2vp50+12xc2v40xc2v80xc2v1000xc2v1500xc2v2000xc2v3000lvdsext-25blvds-25lvdsext25bga 896bga 31 x 31 mmxc2v8000
|
PDF
|
GSR 10,8
Abstract: DLL5 BG432 ic 404 BB112 equivalent
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.0 April 2, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 Kb to 4 Mb system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzds022-3+7ds022-2ds022-4gsr 10,8dll5bg432ic 404bb112 equivalent
|
PDF
|
P1152
Abstract: ae301 xcv400e XCV100E XCV200E XCV300E XCV1000E XCV1600E XCV600E FG676
Contextual Info: R Virtex-E Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 Yes Input Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks. M0, M1, M2 Yes Input Mode pins are used to specify the configuration mode.
|
Original
|
bg432bg560fgf676fg680+11fg456ds011p1152ae301xcv400excv100excv200excv300excv1000excv1600excv600e fg676
|
PDF
|
diode T25-4
Abstract: IC AN214 N345 pioneer amplifier an214 XCV1600E ac3 amplifier circuit diagram AN214 amplifier horizontal driver transistor D155 K235 XCV300E-6PQ240C
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.2 November 9, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzfg1156+14xcv3200eds022-2ds022-4ds022-3diode t25-4ic an214n345pioneer amplifier an214xcv1600eac3 amplifier circuit diagraman214 amplifierhorizontal driver transistor d155k235xcv300e-6pq240c
|
PDF
|
XCV1000E
Abstract: AH273 AF245 diode t25 4 d9 D2641 T25-4 L9 ae3219 DS0224 t2943 T25 4 F8
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-4 v2.3 November 15, 2001 Preliminary Product Specification Virtex-E Pin Definitions Pin Name Dedicated Pin Direction GCK0, GCK1, GCK2, GCK3 Yes Input Clock input pins that connect to Global Clock Buffers.
|
Original
|
ds022-4fg1156xcv3200eds022-1+12ds022-2ds022-3xcv1000eah273af245diode t25 4 d9d2641t25-4 l9ae3219ds0224t2943t25 4 f8
|
PDF
|
diode T25-4
Abstract: T25-4 L9 K363 equivalent T25-4 d92 02 ad254 AF514 A241 AF125 AN214
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-4 v2.5 March 14, 2003 Production Product Specification Virtex-E Pin Definitions Pin Name Dedicated Pin Direction GCK0, GCK1, GCK2, GCK3 Yes Input Clock input pins that connect to Global Clock Buffers.
|
Original
|
ds022-4xcv300eds022-1ds022-2+11ds022-3diode t25-4t25-4 l9k363 equivalentt25-4d92 02ad254af514a241af125an214
|
PDF
|
XCV1000E
Abstract: XCV1600E XCV400E XCV600E XCV2000E XCV200E XCV300E XCV50E DS022-1 XCV100E
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzxcv1000e+131600e2000eds022-2ds022-4ds022-3xcv1600excv400excv600excv2000excv200excv300excv50excv100e
|
PDF
|
diode k363
Abstract: diode A25 AU61 AM3599
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022 v1.0 December 7, 1999 3* Features Advance Product Specification • High-performance Built-in Clock Management Circuitry - Eight fully digital Delay-Locked Loops (DLLs) • Fast, High-density 1.8 V FPGA Family
|
Original
|
ds02232/64-bit66-mhzdiode k363+3diode a25au61am3599
|
PDF
|
g4aoo
Abstract: XCV1000E CG1156
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.0 April 2, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 Kb to 4 Mb system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzds022-3+5ds022-2ds022-4g4aooxcv1000ecg1156
|
PDF
|
Field Programmable Gate Arrays
Abstract: DS022-1 XCV1000E XCV100E MB 300E FPGA Virtex 6 pin configuration XCV1600E XCV2000E XCV200E XCV300E
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzds022-2+11ds022-3ds022-4field programmable gate arraysxcv1000excv100emb 300efpga virtex 6 pin configurationxcv1600excv2000excv200excv300e
|
PDF
|
XCV1600E
Abstract: DIODE T25-4 IC AN214 n345 pioneer amplifier an214 DS022-1 XCV1000E XCV100E XCV2000E XCV200E
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzxcv300e+12ds022-2ds022-4ds022-3xcv1600ediode t25-4ic an214n345pioneer amplifier an214xcv1000excv100excv2000excv200e
|
PDF
|
DS022
Contextual Info: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v3.0 March 21, 2014 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates
|
Original
|
ds022-132/64-bit66-mhzxcv300e+6xcn09001xcn12026ds022-2ds022-4ds022-3ds022
|
PDF
|
AF125
Abstract: n345 pioneer amplifier an214 diode t25 4 d9 DIODE T25-4 AY102 AF155 AN214 amplifier horizontal driver transistor D155 IC AN214
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzxcv1000e+151600e2000eds022-2ds022-4ds022-3af125n345pioneer amplifier an214diode t25 4 d9diode t25-4ay102af155an214 amplifierhorizontal driver transistor d155ic an214
|
PDF
|
A21n
Abstract: digital dice design VHDL k41 dob Quadrature Decoder Interface ICs
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022 v1.9 February 12, 2001 Preliminary Product Specification Features • • • • High-Performance Built-In Clock Management Circuitry Densities from 58 Kb to 4 Mb system gates - Eight fully digital Delay-Locked Loops (DLLs)
|
Original
|
ds02232/64-bit66-mhzfg860+8xcv1000excv2000excv400excv600ea21ndigital dice design vhdlk41 dobquadrature decoder interface ics
|
PDF
|
|
|
XCV1600E
Abstract: XCV2000E K251 AF125 j281 K235 pioneer amplifier an214 DS022-1 XCV1000E XCV100E
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.2 November 9, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzfg1156+13xcv3200eds022-2ds022-4ds022-3xcv1600excv2000ek251af125j281k235pioneer amplifier an214xcv1000excv100e
|
PDF
|
AD161
Abstract: pioneer amplifier an214 XCV600E buffer register vhdl XCV1000E AN214 amplifier j281 MB 300E TT 2222 Horizontal Output Transistor pins out XCV400E
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzxcv300e+13ds022-2ds022-4ds022-3ad161pioneer amplifier an214xcv600ebuffer register vhdlxcv1000ean214 amplifierj281mb 300ett 2222 horizontal output transistor pins outxcv400e
|
PDF
|
AN214 amplifier circuit diagram
Abstract: XCV1600E
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzxcv1000e+71600e2000eds022-3ds022-2ds022-4an214 amplifier circuit diagramxcv1600e
|
PDF
|
K363 equivalent
Abstract: n345 AF125 XCV1000E d30122 A281 horizontal driver transistor D155 AY102 j281 pioneer amplifier an214
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022 v1.7 September 20, 2000 Preliminary Product Specification Features • • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds02232/64-bit66-mhzxcv2600e+13xcv3200excv100excv600excv1000ek363 equivalentn345af125d30122a281horizontal driver transistor d155ay102j281pioneer amplifier an214
|
PDF
|
63B29
Abstract: pioneer amplifier an214 H336 transistor tt 2222 AF125 XCV1600E AN214 AN214 amplifier bb244 diode t25 4 F6
Contextual Info: 901592 Virtex -E 1.8 V Field Programmable Gate Arrays R DS022 v1.3 February 29, 2000 3* Features Advance Product Specification • High-performance Built-in Clock Management Circuitry - Eight fully digital Delay-Locked Loops (DLLs) • Fast, High-density 1.8 V FPGA Family
|
Original
|
ds02232/64-bit66-mhzf1156+1063b29pioneer amplifier an214h336transistor tt 2222af125xcv1600ean214an214 amplifierbb244diode t25 4 f6
|
PDF
|
AN3130
Abstract: B205 AN214 amplifier circuit diagram XCV600E-FG900 XCV1000E XCV1600E X901 d33b29
Contextual Info: 2 Virtex -E 1.8 V Field Programmable Gate Arrays R DS022 v1.1 January 10, 2000 3* Features Advance Product Specification • High-performance Built-in Clock Management Circuitry - Eight fully digital Delay-Locked Loops (DLLs) • Fast, High-density 1.8 V FPGA Family
|
Original
|
ds02232/64-bit66-mhzfg860/900/1156+8an3130b205an214 amplifier circuit diagramxcv600e-fg900xcv1000excv1600ex901d33b29
|
PDF
|
ao21
Abstract: XCV300E-6PQ240C
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022 v1.6 August 1, 2000 Preliminary Product Specification Features • • • - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels) - Designed for low-power operation
|
Original
|
ds02232/64-bit66-mhzf1156+2ao21xcv300e-6pq240c
|
PDF
|
XCV1000E
Abstract: XCV600E FG680 XCV100E XCV2000E XCV600E HQ240 BG56 MB 300E XCV600E DS022-1 XCV1600E
Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.2 November 9, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)
|
Original
|
ds022-132/64-bit66-mhzxcv3200e+13fg1156ds022-2ds022-3ds022-4xcv1000excv600e fg680xcv100excv2000excv600e hq240bg56mb 300excv600excv1600e
|
PDF
|
K2466
Abstract: H1342 AU61
Contextual Info: 901592 Virtex -E 1.8 V Field Programmable Gate Arrays R DS022 v1.5 July 10, 2000 3* Features Preliminary Product Specification High-performance Built-in Clock Management Circuitry - Eight fully digital Delay-Locked Loops (DLLs) • Fast, High-density 1.8 V FPGA Family
|
Original
|
ds02232/64-bit66-mhzf1156+3k2466h1342au61
|
PDF
|
FPGA Virtex 6
Abstract: aj4 diode IO-L93N v1-3 F1 AB29 AG29 ak27 diode PCI33 XAPP235 XCV200
Contextual Info: Application Note: Virtex-E Families R Virtex Package Compatibility Guide XAPP235 v1.3 June 20, 2000 Summary This package compatibility guide describes the pinouts and established guidelines for package compatibility between the Virtex family and the Virtex-E and Virtex-E Extended Memory
|
Original
|
xapp235fg900xcv1000excv812e+13l264nl264pl279nl279pfpga virtex 6aj4 diodeio-l93nv1-3 f1ab29ag29ak27 diodepci33xcv200
|
PDF
|