XCV1000E Search Results

XCV1000E Datasheets (132)

Filter by Manufacturer

Xilinx

Part	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
XCV1000E	Xilinx	Virtex-E 1.8 V Field Programmable Gate Arrays	Original	PDF	83.09KB	5
XCV1000E-6BG240C	Xilinx	Virtex-E 1.8 V Field Programmable Gate Arrays	Original	PDF	83.09KB	5
XCV1000E-6BG240I	Xilinx	Virtex-E 1.8 V Field Programmable Gate Arrays	Original	PDF	83.09KB	5
XCV1000E-6BG560C	Xilinx	FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN	Original	PDF	949.33KB	99
XCV1000E-6BG560C	Xilinx	Virtex-E 1.8V field programmable gate array.	Original	PDF	83.08KB	5
XCV1000E-6BG560C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 404 I/O 560MBGA	Original	PDF		233
XCV1000E-6BG560I	Xilinx	Virtex-E 1.8V field programmable gate array.	Original	PDF	83.08KB	5
XCV1000E-6BG560I	Xilinx	FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN	Original	PDF	949.33KB	99
XCV1000E-6BG560I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 404 I/O 560MBGA	Original	PDF		233
XCV1000E-6BGG560C	Xilinx	IC FPGA 27648LU 331777GATE 1.8V 560PBGA	Original	PDF	1.82MB	229
XCV1000E-6BGG560C	Xilinx	XCV1000E-6BGG560C - NOT RECOMMENDED for NEW DESIGN	Original	PDF	949.33KB	99
XCV1000E-6BGG560CES	Xilinx	IC FPGA 27648LU 331777GATE 1.8V 560PBGA	Original	PDF	1.82MB	229
XCV1000E-6BGG560I	Xilinx	IC FPGA 27648LU 331777GATE 1.8V 560PBGA	Original	PDF	1.82MB	229
XCV1000E-6BGG560I	Xilinx	XCV1000E-6BGG560I - NOT RECOMMENDED for NEW DESIGN	Original	PDF	949.33KB	99

XCV1000E-6FG1156C	Xilinx	Virtex-E 1.8V field programmable gate array.	Original	PDF	83.08KB	5
XCV1000E-6FG1156C	Xilinx	FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN	Original	PDF	949.33KB	99
XCV1000E-6FG1156C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 660 I/O 1156FBGA	Original	PDF		233
XCV1000E-6FG1156I	Xilinx	FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN	Original	PDF	949.33KB	99
XCV1000E-6FG1156I	Xilinx	Virtex-E 1.8V field programmable gate array.	Original	PDF	83.08KB	5
XCV1000E-6FG1156I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 660 I/O 1156FBGA	Original	PDF		233

...

XCV1000E Price and Stock

Filter by Manufacturer

Select Manufacturer


Phoenix Semiconductor XCV1000E-6BG560I-PSC - Bulk (Alt: XCV1000E-6BG560I-PSC)
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Avnet Americas	XCV1000E-6BG560I-PSC	Bulk		16 Weeks	1	1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XCV1000E-7BG728C FPGA Virtex-EFamily 331.776KGates 27648Cells 400MHz 1.8V 728-Pin BGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Bristol Electronics	XCV1000E-7BG728C		100			1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XCV1000E-6BG728C
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Bristol Electronics	XCV1000E-6BG728C		45			1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XCV1000E-6HQ240C FPGA Virtex-EFamily 331.776KGates 27648Cells 357MHz 1.8V 240-Pin PQFP EP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Bristol Electronics	XCV1000E-6HQ240C		35			1 - 10 - 100 - 1000 - 10000 -	Get Quote
AMD Xilinx XCV1000E-7BG560C FPGA Virtex-EFamily 331.776KGates 27648Cells 400MHz 1.8V 560-Pin Metal BGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Bristol Electronics	XCV1000E-7BG560C		14			1 - 10 - 100 - 1000 - 10000 -	Get Quote

Find more XCV1000E price and stock on Findchips.com

XCV1000E Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
LVDSEXT-25 Abstract: BLVDS-25 LVDSEXT25 bga 896 BGA 31 x 31 mm XC2V80 XC2V8000 XC2V40 XC2V250 XC2V500 Contextual Info: XILINX VIRTEX FPGAs http://www.xilinx.com/products/platform/ Pins Body Size I/O’s 204 348 396 564 852 88 120 200 264 432 528 624 720 912 1104 1296 XCV812E XCV405E XCV3200E XCV2600E XCV2000E V-EM 1.8V XCV1600E XCV1000E XCV600E XCV400E XCV300E XCV200E XCV100E	Original	xc2v250 xc2v500 xc2vp20 xc2vp50 +12xc2v40 xc2v80 xc2v1000 xc2v1500 xc2v2000 xc2v3000 lvdsext-25 blvds-25 lvdsext25 bga 896 bga 31 x 31 mm xc2v8000	PDF
qfn 3x3 tray dimension Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga Contextual Info: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the	Original	ug112 ug072 ug075 xapp427 +10qfn 3x3 tray dimension xcdaisy bfg95 xc5vlx330t-1ff1738i pcb footprint fs48, and fsg48 ws609 jedec so8 wire bond gap xc3s400an-4fg400i ffg676 xc4vlx25 cmos 668 fcbga	PDF
virtex ucf file 6 Abstract: vhdl code for parity checker vhdl code for 3 bit parity checker VME to isa bridge vme bus specification vhdl verilog code for pci to pci bridge verilog code for pci express vhdl code for multiplexer 64 to 1 using 8 to 1 virtex user guide 1999 PCI64 Contextual Info: PCI64 Virtex Interface V 3.0 November 1, 1999 Data Sheet R LogiCORE Facts Core Specifics Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-377-3259 E-mail: Techsupport: support.xilinx.com Feedback: logicore@xilinx.com URL:	Original	pci64 64-bit virtex ucf file 6 vhdl code for parity checker +7vhdl code for 3 bit parity checker vme to isa bridge vme bus specification vhdl verilog code for pci to pci bridge verilog code for pci express vhdl code for multiplexer 64 to 1 using 8 to 1 virtex user guide 1999	PDF
SRL16E Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM Contextual Info: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com	Original	xip2004 srl16e srl16 xip2005 +6xip2006 xip2007 xip2008 srl16es binaryencoded ternary cam	PDF
cpld 95108 Abstract: XCV200-6PQ240C XCV1000E-6HQ240C XCV800-6HQ240C XCV100E-6PQ240C XCV200E-6PQ240C XCV300E-6PQ240C XCV400E-6HQ240C XCV50-6PQ240C XCV50E-6PQ240C Contextual Info: GVA-270 Virtex -E DSP Hardware Accelerator Revision A April 3, 2000 GV & Associates, Inc. 23540 Oriente Way Ramona, CA 92065 USA Phone: +1 760-789-7015 Fax: +1 760-789-7015 E-mail: loop@gvassociates.com Web: www.gvassociates.com Features • • • •	Original	gva-270 40-bit 65mhz 12-bit +14ad6640 ad9762 xcv1000e6hq240c 120msps cpld 95108 xcv200-6pq240c xcv1000e-6hq240c xcv800-6hq240c xcv100e-6pq240c xcv200e-6pq240c xcv300e-6pq240c xcv400e-6hq240c xcv50-6pq240c xcv50e-6pq240c	PDF
sis 968 Abstract: vhdl code for complex multiplication and addition 200E 300E 400E 600E PCI33 3 bit right left shift register verilog vHDL prog Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-2 v2.3 November 9, 2001 Preliminary Product Specification Architectural Description Virtex-E Array The Virtex-E user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).	Original	ds022-2 xcv2600e xcv3200e ds022-1 +10ds022-3 ds022-4 sis 968 vhdl code for complex multiplication and addition 200e 300e 400e 600e pci33 3 bit right left shift register verilog vhdl prog	PDF
diode T25-4 Abstract: IC AN214 N345 pioneer amplifier an214 XCV1600E ac3 amplifier circuit diagram AN214 amplifier horizontal driver transistor D155 K235 XCV300E-6PQ240C Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.2 November 9, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)	Original	ds022-1 32/64-bit 66-mhz fg1156 +14xcv3200e ds022-2 ds022-4 ds022-3 diode t25-4 ic an214 n345 pioneer amplifier an214 xcv1600e ac3 amplifier circuit diagram an214 amplifier horizontal driver transistor d155 k235 xcv300e-6pq240c	PDF
limit switch cam type Abstract: XCV1000E Ternary CAM EP20K1000E EP20K200 EP20K200E EP20K200E-1 ternary altera 48 fpga security cam Contextual Info: CAM Comparison: APEX 20KE vs. Virtex-E Devices Technical Brief 61 December 1999, ver. 1 Introduction Altera Corporation 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com https://websupport.altera.com Content-addressable memory (CAM) is a memory technology that searches for data by	Original	ep20k200 limit switch cam type xcv1000e ternary cam +6ep20k1000e ep20k200e ep20k200e-1 ternary altera 48 fpga security cam	PDF
LM3874-Adj Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746 Contextual Info: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源管理解決方案 . . 3-19 適用於 FPGA 的高速接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23	Original	ot-223 ot-23 o-220 o-263 +10lm3874-adj n channel mosfet 10a 1000v coolrunner-ii cpld lm2727 lm2737 lm2742 lm2743 lm2744 lm2745 lm2746	PDF
BGA432 Abstract: XAPP233 full subtractor implementation using multiplexer CAT16-LV4F12 CAT16-PT4F4 CK311 XAPP230 XAPP232 X23310 Contextual Info: Application Note: Virtex-E Family Multi-Channel 622 Mb/s LVDS Data Transfer for Virtex-E Devices R XAPP233 v1.2 January 6, 2001 Author: Brian Von Herzen, Ph.D. & Jon Brunetti Summary Virtex -E devices provide dedicated on-chip differential receivers between adjacent user I/O	Original	xapp233 bga432 full subtractor implementation using multiplexer cat16-lv4f12 +5cat16-pt4f4 ck311 xapp230 xapp232 x23310	PDF
Field Programmable Gate Arrays Abstract: DS022-1 XCV1000E XCV100E MB 300E FPGA Virtex 6 pin configuration XCV1600E XCV2000E XCV200E XCV300E Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)	Original	ds022-1 32/64-bit 66-mhz ds022-2 +11ds022-3 ds022-4 field programmable gate arrays xcv1000e xcv100e mb 300e fpga virtex 6 pin configuration xcv1600e xcv2000e xcv200e xcv300e	PDF
XAPP137 Abstract: FPGA Virtex 6 pin configuration XAPP138 CF75h XAPP132 XAPP139 XC4000 XC4000X XC4000XLA XCV50 Contextual Info: Application Note: Virtex Series Virtex FPGA Series Configuration and Readback R XAPP138 v2.5 November 5, 2001 Summary This application note is offered as complementary text to the configuration section of the Virtex data sheet. It is strongly recommended that the Virtex data sheets be reviewed prior to	Original	xapp138 xcv1000 xapp137 fpga virtex 6 pin configuration +7cf75h xapp132 xapp139 xc4000 xc4000x xc4000xla xcv50	PDF
XCV100 Abstract: XCV100E XCV150 XCV200 XCV300 XCV400 XCV50 XCV50E VHDL87 VHDL-93 Contextual Info: Single Port Block Memory V1.0 May 28, 1999 Product Specification R ADDR[m : 0] DI[n : 0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/support/techsup/appinfo www.xilinx.com/ipcenter WE DO[n : 0]	Original	x9021 xcv100 xcv100e xcv150 +7xcv200 xcv300 xcv400 xcv50 xcv50e vhdl87 vhdl-93	PDF
XAPP233 Abstract: XAPP230 CAT16-LV4F12 CAT16-PT4F4 CK311 XAPP232 X23310 cc8cled Contextual Info: Application Note: Virtex-E Family R XAPP233 v1.1 July 30, 2000 Multi-Channel 622 Mb/s LVDS Data Transfer for Virtex-E Devices Author: Brian Von Herzen, Ph.D. & Jon Brunetti Summary Virtex -E devices provide dedicated on-chip differential receivers between adjacent user I/O	Original	xapp233 xapp230 cat16-lv4f12 cat16-pt4f4 +4ck311 xapp232 x23310 cc8cled	PDF

XC2V80 Abstract: XCV300E XCV1000E Contextual Info: Reference Software Software Solutions Version 3 Development Systems Quick Reference Guide Xilinx development systems give you the speed you need. With the initial release of our version 3 solutions, Xilinx place-and-route times are as fast as two minutes for our 200,000-gate XC2S200 Spartan -II device, and 30 minutes for our one-million-gate,	Original	000-gate xc2s200 xcv1000e xc2v80 +7xcv50e xcv50 xc9500 xc4000e/l xc4000xl/xla xc4020 xcv300e	PDF
XC2S200 Abstract: XCV1000E Contextual Info: Reference QPRO QPRO QML-Certified FPGAs and PROMs The Xilinx QPRO family of Radiation Hardened FPGAs and PROMs are finding homes in many new satellite and space applications. Both the XQR4000XL and XQVR Virtex products are being designed into space systems that will utilize reconfigurable technology. Numerous communications and GPS satellites, space probe, and	Original	xqr4000xl xcv1000e xcv3200e xcv405em +6xcv812em xc2s200 xc9500 xc4000e/l/ex xc4000xl/xla xc4020	PDF
PC44 Abstract: SO20 VQ44 XC17V00 XC18V00 XC2VP20 XC2VP30 XC2VP40 Contextual Info: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v5.0 April 5, 2004 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for	Original	xc18v00 ds026 xc18v04 xc18v02 +9xc18v01 xc18v512 pc44 so20 vq44 xc17v00 xc2vp20 xc2vp30 xc2vp40	PDF
FPGA Virtex 6 Abstract: aj4 diode IO-L93N v1-3 F1 AB29 AG29 ak27 diode PCI33 XAPP235 XCV200 Contextual Info: Application Note: Virtex-E Families R Virtex Package Compatibility Guide XAPP235 v1.3 June 20, 2000 Summary This package compatibility guide describes the pinouts and established guidelines for package compatibility between the Virtex family and the Virtex-E and Virtex-E Extended Memory	Original	xapp235 fg900 xcv1000e xcv812e +13l264n l264p l279n l279p fpga virtex 6 aj4 diode io-l93n v1-3 f1 ab29 ag29 ak27 diode pci33 xcv200	PDF
SO-G8 Abstract: 17128E xc1736e xilinx 8 pin dip HW-130 SO20 XC1700 XC1700E XC1701 Xilinx 17128 Contextual Info: Product Obsolete or Under Obsolescence < B L R DS027 v3.5 June 25, 2008 XC1700E, XC1700EL, and XC1700L Series Configuration PROMs Product Specification 8 Features • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx	Original	ds027 xc1700e xc1700el xc1700l +1220-pin 44pin 44-pin so-g8 17128e xc1736e xilinx 8 pin dip hw-130 so20 xc1700 xc1701 xilinx 17128	PDF
GSR 10,8 Abstract: DLL5 BG432 ic 404 BB112 equivalent Contextual Info: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.0 April 2, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 Kb to 4 Mb system gates - 130 MHz internal performance (four LUT levels)	Original	ds022-1 32/64-bit 66-mhz ds022-3 +7ds022-2 ds022-4 gsr 10,8 dll5 bg432 ic 404 bb112 equivalent	PDF
XC2S150pq208 Abstract: xc2s50-pq208 XCV1000EFG680-6C XC2S150PQ208-5C XC2S200ePQ208 XC2S300EPQ208-6C xcv1000efg680 XCV300BG432 2S50E-PQ208-6C XC3S1000-FG456-4C Contextual Info: LogiCORE PCI32 Interface v3.0 DS206 October 28, 2003 Introduction Data Sheet, v3.0.116 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized, fully PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.	Original	pci32 ds206 32-bit 64/32-bit +11pc32/33 xc2s150pq208 xc2s50-pq208 xcv1000efg680-6c xc2s150pq208-5c xc2s200epq208 xc2s300epq208-6c xcv1000efg680 xcv300bg432 2s50e-pq208-6c xc3s1000-fg456-4c	PDF
XCF04S Abstract: xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb Contextual Info: 47 Platform Flash In-System Programmable Configuration PROMs R DS123 v2.13.1 April 3, 2008 Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • ♦ 3.3V Supply Voltage Low-Power Advanced CMOS NOR Flash Process	Original	ds123 xcf04s xcf16pfs xcf32p-vog48 +5xcf02s reliability report 48-pin tsop package vo48 xilinx spartan-ii 2.5v fpga family fsg48 xcf02s pcb	PDF
xcf16pfs Abstract: Xilinx XCF04S XCF01S XC2V80 DS026 Contextual Info: Platform Flash In-System Programmable Configuration PROMs R DS123 v2.3 May 7, 2004 Preliminary Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • Low-Power Advanced CMOS FLASH Process • Endurance of 20,000 Program/Erase Cycles	Original	ds123 xcf16pfs xilinx xcf04s xcf01s +2xc2v80 ds026	PDF
XC3S250E design guide Abstract: csb 485 E2 Contextual Info: <BL Blue> R DS123 v2.11 February 1, 2007 Platform Flash In-System Programmable Configuration PROMs Product Specification Features • • In-System Programmable PROMs for Configuration of Xilinx FPGAs ♦ • 3.3V supply voltage Low-Power Advanced CMOS NOR FLASH Process	Original	ds123 lvcmos25 xc3s250e design guide csb 485 e2	PDF

XCV1000E Search Results

XCV1000E Datasheets (132)

XCV1000E Price and Stock

Phoenix Semiconductor XCV1000E-6BG560I-PSC

AMD Xilinx XCV1000E-7BG728C

AMD Xilinx XCV1000E-6BG728C

AMD Xilinx XCV1000E-6HQ240C

AMD Xilinx XCV1000E-7BG560C

XCV1000E Datasheets Context Search

LVDSEXT-25

qfn 3x3 tray dimension

virtex ucf file 6

SRL16E

cpld 95108

sis 968

diode T25-4

limit switch cam type

LM3874-Adj

BGA432

Field Programmable Gate Arrays

XAPP137

XCV100

XAPP233

XC2V80

XC2S200

PC44

FPGA Virtex 6

SO-G8

GSR 10,8

XC2S150pq208

XCF04S

xcf16pfs

XC3S250E design guide