1NP2
Abstract: iUP-200 PALC20L8 PAL16L8 programming algorithm N85C224-80 290134 29013 P85C220-80 PAL20L8 programming specifications N85C224
Contextual Info: in tj, 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TSo 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-10085c224-10085c220+1185c2241np2iup-200palc20l8pal16l8 programming algorithmn85c224-8029013429013p85c220-80pal20l8 programming specificationsn85c224
|
PDF
|
PAL16L8 programming algorithm
Abstract: Intel N85C224 EP330 P85C220 n85c220 PAL20L8 programming specifications 16v8 programming IC PALCE16 palc20r 20V8
Contextual Info: in tj, 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TSo 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-1008sc224-10085c220+1185c224pal16l8 programming algorithmintel n85c224ep330p85c220n85c220pal20l8 programming specifications16v8 programmingic palce16palc20r20v8
|
PDF
|
PAL16L8 programming algorithm
Abstract: N85C220 85C220 pal16r8 programming algorithm 85C224-66 D85C220-66 intel PLD d85c220 gal 16v8 programming algorithm
Contextual Info: in te i 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TS0 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems
|
OCR Scan
|
85c220/85c224-10085c220-10085c224-10085c220+985c224pal16l8 programming algorithmn85c220pal16r8 programming algorithm85c224-66d85c220-66intel pldd85c220gal 16v8 programming algorithm
|
PDF
|
EPM5130
Abstract: EPM5130A-20 KSD 101-G EPM5130A-15 100-Pin Package Pin-Out Diagram 4536C
Contextual Info: EPM 5130 EPLD Features • ■ ■ ■ ■ ■ ■ ■ ■ High-density, 128-macrocell, general-purpose MAX 5000 EPLD 128 macrocells optimized for pin-intensive applications, easilyintegrating over 60 TTL MSI and SSI components High-speed multi-LAB architecture
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit+8100-pin84-pinsts372epm5130a-20ksd 101-gepm5130a-15100-pin package pin-out diagram4536c
|
PDF
|
EPM5130
Abstract: EPM5130A-15 74N10
Contextual Info: EPM5130 EPLD Features • ■ ■ ■ ■ ■ ■ ■ ■ High-density, 128-macrocell, general-purpose MAX 5000 EPLD 128 macrocells optimized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components High-speed multi-LAB architecture
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit+4100-pin84-pinepm5130a-1574n10
|
PDF
|
EPM5130
Abstract: 100-Pin Package Pin-Out Diagram D2-3401 EPM 5130
Contextual Info: EPM5130 EPLD □ □ Features □ □ □ □ □ □ □ High-density, 128-macrocell, general-purpose MAX 5000 EPLD 128 m acrocells optim ized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components High-speed multi-LAB architecture
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit+7100-pin84-pinin100-pinalted001100-pin package pin-out diagramd2-3401epm 5130
|
PDF
|
EPM5130
Abstract: D1398
Contextual Info: EPM 5130 EPLD High-density, 128-macrocell, general-purpose MAX 5000 EPLD 128 macrocells optimized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components High-speed multi-LAB architecture tPD as fast as 15 ns Counter frequencies up to 83.3 MHz
|
OCR Scan
|
128-macrocell32-bit16-bit100-pin+584-pinsts372d004247epm5130d1398
|
PDF
|
P5C032-35
Abstract: P5C032-30 5C032 EPROM 30 pin programmer schematic EP3201 EP320 PLA 16L8 16H8 16L2 16L8
Contextual Info: in tJ , 5C032 8-MACROCELL CMOS PLD • High-Density, Low-Power Replacement lo r SSI & MSI Devices and Bipolar PLDs ■ Programmable “Security Bit” Allows Total Protection of Proprietary Designs ■ Up to 18 Inputs 10 Dedicated & 8 I/O and 8 Outputs
|
OCR Scan
|
5c03220-pinep320p5c032-35+7p5c032-30eprom 30 pin programmer schematicep3201pla 16l816h816l216l8
|
PDF
|
intel eprom Intelligent algorithm
Abstract: programmer schematic ep320 P5C032-35 5c03235 P5C032 290155 P5C032-40 EP3201 D5C032-35
Contextual Info: i n t o l . 5C032 8-MACROCELL CMOS PLD • High-Density, Low-Power Replacement for SSI & MSI Devices and Bipolar PLDs ■ Programmable “Security Bit” Allows Total Protection of Proprietary Designs ■ Up to 18 Inputs 10 Dedicated & 8 I/O and 8 Outputs
|
OCR Scan
|
5c03220-pinep32010mhz+9intel eprom intelligent algorithmprogrammer schematic ep320p5c032-355c03235p5c032290155p5c032-40ep3201d5c032-35
|
PDF
|
85C22V10
Abstract: n85c22v10 N85C22V10-10 P85C22V10 D85C22V10-15 P85C22V10-15 N85C22V10-15 P85C22V10-10 D85C22V10 22V10-Macrocell
Contextual Info: intei- 85C22V10 HIGH PERFORMANCE 10-MACROCELL CMOS PLD • High-Speed Upgrade to Bipolar 22V10/22VP10 and CMOS Equivalents Global Asynchronous Clear and Synchronous Preset P-terms ■ High Performance, LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, 74HC SSI and MSI Logic,
|
OCR Scan
|
85c22v1010-macrocell22v10/22vp10150pf+10190pfn85c22v10n85c22v10-10p85c22v10d85c22v10-15p85c22v10-15n85c22v10-15p85c22v10-10d85c22v1022v10-macrocell
|
PDF
|
D5AC32430
Abstract: p5ac324-30 D5AC324 5AC324-25 intel PLD 290160 P5AC324 P5AC324-25 D5AC324-25 5AC324
Contextual Info: 5AC324 1-MICRON CMOS 24-MACROCELL PLD • High-Performance LSI Semi-Custom Logic Alternative to Low-end Gpte Arrays, TTL, 74HC SSI and MSI Logic, and PLDs ■ High Speed tpp 25 ns, 66 MHz Performance Pipelined, 33.3 MHz w / Feedback ■ Programmable Output Registers
|
OCR Scan
|
5ac32424-macrocelld5ac32430p5ac324-30+7d5ac3245ac324-25intel pld290160p5ac324p5ac324-25d5ac324-25
|
PDF
|
|
Contextual Info: M5C180 1800 GATE CHMOS ERASABLE PROGRAMMABLE LOGIC DEVICE Military a High Performance LSI Semicustom • ■ ■ ■ Logic Replacement for TTL and 54HC SSI and MSI Logic CHMOS EPROM Technology-Based UV Erasable 48 Macrocells with Programmable I/O Architecture; up to 64 Inputs 16
|
OCR Scan
|
m5c18068-pin |
PDF
|
EP320
Contextual Info: inU 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU> TSo 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems ■ Replacement or Upgrade for 16V8/
|
OCR Scan
|
85c220/85c224-10085c220-10085c224-10020-pin+628-pin85c220-8085c224-80ep320ep3305c032
|
PDF
|
5C031
Abstract: ep310 D5C031
Contextual Info: 5C031 300 GATE CMOS PLD • High Density, Low Power Replacement for SSI & MSI Devices and Bipolar PLDs. ■ Up to 18 Inputs 10 Dedicated & 8 I/O and 8 Outputs. ■ Eight Macrocells with Programmable I/O Architecture. ■ tpo = 40 ns (max}, 29.4 MHz Pipelined,
|
OCR Scan
|
5c03120-pinep310d5c031 |
PDF
|
|
|
N5C090-50
Abstract: 24-MACROCELL d5c090-50 P5C090-50 intel 5C090 SE090 5C090 5C090-60 EP900 D5C090-60
Contextual Info: in t e l» 5C090 24-MACROCELL CMOS PLD • High-Performance LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, and 74HC SSI and MSI Logic ■ Programmable Clock System with 2 Synchronous Clocks and Asynch ronous Clocking Option on all Registers
|
OCR Scan
|
5c09024-macrocelln5c090-50d5c090-50+6p5c090-50intel 5c090se0905c090-60ep900d5c090-60
|
PDF
|
EP1800
Abstract: N5C180-90 48-MACROCELL 5C180 74HC N5C180 N5C180-70 N5C180-75 TN5C180-75 DL056
Contextual Info: in t e i 5C180 48-MACROCELL CMOS PLD High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls Low Power; 100 ju,W Typical Standby Dissipation
|
OCR Scan
|
48-macrocellep1800n5c180-905c180+674hcn5c180n5c180-70n5c180-75tn5c180-75dl056
|
PDF
|
EP1800
Abstract: N5C180-75 N5C180-70 N5C180-90 48-MACROCELL 5C180 74HC N5C180 TN5C180-75 Tic 4148
Contextual Info: in t e i 5C180 48-MACROCELL CMOS PLD High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls Low Power; 100 ju,W Typical Standby Dissipation
|
OCR Scan
|
48-macrocellep1800n5c180-75n5c180-70+6n5c180-905c18074hcn5c180tn5c180-75tic 4148
|
PDF
|
85C22V10
Abstract: LSC5
Contextual Info: 85C22V10 HIGH PERFORMANCE 10-MACROCELL CMOS PLD • High-Speed Upgrade to Bipolar 22V10/22VP10 and CMOS Equivalents ■ Global Asynchronous Clear and Synchronous Preset P-terms ■ High Performance, LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, 74HC SSI and MSI Logic,
|
OCR Scan
|
85c22v1010-macrocell22v10/22vp10lsc5 |
PDF
|
EPM5130
Contextual Info: EPM5130 EPLD □ High-density 128-macrocell general-purpose MAX 5000 EPLD □ 128 macrocells optim ized for pin-intensive applications, easily integrating over 60 TTL MSI and SSI components □ High pin count for 16- or 32-bit data paths □ 256 shareable expander product terms
|
OCR Scan
|
epm5130128-macrocell32-bit16-bit |
PDF
|
|
Contextual Info: •> CMOS Programmable g o u ld Electrically Erasable Logic Device AM I «Semiconductors PEEL 20C610 Features • Application Versatility — Replaces random SSI/MSI logic — Emulates 24-pin bipolar PAL devices — Convert 24-pin PAL and EPLD designs with
|
OCR Scan
|
20c61024-pinpalc20g10peel20cg10 |
PDF
|
EP600
Abstract: EP600 eprom 5c060 P5C060-45 EP600 programming 5C060-55 5C06055 EP6003 16-MACROCELL 74HC
Contextual Info: intJ. 5C060 16-MACROCELL CMOS PLD • High-Performance LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, and 74HC SSI and MSI Logic ■ 8 P-Terms, Selectable SOP Invert, Clear and OE P-Terms for Each Macrocell ■ 16 Macrocells with Programmable I/O
|
OCR Scan
|
5c0605c060-45130pfep600+8ep600 epromp5c060-45ep600 programming5c060-555c06055ep600316-macrocell74hc
|
PDF
|
Q07S
Abstract: 18CV EZ-319 p85c22066 ep330 85C220 intel PLD 290134 p85c220-80
Contextual Info: INTEL CORP intgJ Mû Sb 17b 00721=52 7 MME D MEMORY/PLD/ XTL2 85C220-80 FAST 1-MICRON CHMOS 8-MACROCELL jmPLD High-Performance, Low-Power Upgrade for SSI/MSI Logic and Bipolar PALs* in lntel386TM, 1486TM, i860 , 80960 Series, and Other High-Performance Systems
|
OCR Scan
|
85c220-8020-pinep320ep330+125c032300-millntel386tm1486tmq07s18cvez-319p85c2206685c220intel pld290134p85c220-80
|
PDF
|
D5AC324
Abstract: AC324 5AC324 N5AC324 P5AC324 N5AC324-25 D5AC32430 intel PLD 290160 intel CMOS PLD
Contextual Info: 5AC324 1-MICRON CMOS 24-MACROCELL PLD • High-Performance LSI Semi-Custom Logic Alternative to Low-end Gate Arrays, TTL, 74HC SSI and MSI Logic, and PLDs ■ High Speed tpp 25 ns, 66 MHz Performance Pipelined, 33.3 MHz w / Feedback ■ 24 Macrocells with Programmable I/O
|
OCR Scan
|
5ac32424-macrocell190pfd5ac324+8ac324n5ac324p5ac324n5ac324-25d5ac32430intel pld290160intel cmos pld
|
PDF
|
|
Contextual Info: inteT ra y © T [PlfilEWDÜ M85C090 900-GATE CHMOS 24-MACROCELL EPLD High-Performance LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, 54HC SSI and MSI Logic, and PLDs Programmable Output Registers; Can be Configured as D, T, SR, or JK Types
|
OCR Scan
|
m85c090900-gate24-macrocellep900+6ep9105c09040-pininp12inp11inp10
|
PDF
|