290134 Search Results

PAL16L8 programming algorithm

Abstract: Intel N85C224 EP330 P85C220 n85c220 PAL20L8 programming specifications 16v8 programming IC PALCE16 palc20r 20V8
Contextual Info: in tj, 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TSo 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems

PAL16L8 programming algorithm

Abstract: N85C220 85C220 pal16r8 programming algorithm 85C224-66 D85C220-66 intel PLD d85c220 gal 16v8 programming algorithm
Contextual Info: in te i 85C220/85C224-100, -80 AND -66 FAST REGISTERED SPEED TSU, TS0 8-MACROCELL PLDs These register optimized timing PLDs offer superior design features: • Low-Power, High-Performance Upgrade for SSI/MSI Logic and Bipolar PALs* High-Performance Systems

d85c960-25

Abstract: UP200 85C508 D85C960-20
Contextual Info: in t ô l, 85C960 1-MICRON CHMOS 80960 K-SERIES BUS CONTROL jaPLD • ■ ■ ■ B u rst L ogic, R e a d y C o n tro l, and A d d re s s D e c o d e S u p p o rt fo r 80 96 0 K A /K B E m b e d d e d C o n tro lle rs in Single Chip ■ O p e ra te s w ith 8 0 9 6 0 K A /K B a t 20 M H z

Contextual Info: 85C220/85C224-7 AND -10 FAST TpD, HALF-POWER 8-MACROCELL PLDs These Combinatorial Optimized Timing PLDs Offer Superior Design Features: • High-Performance Low-Power Upgrade for -7 and -10 Bipolar/CMOS* PLD’s in High-Performance Systems ■ tpo 7.5 ns, 74 MHz Frequency with

Contextual Info: M85C220 FAST 1-MICRON CHMOS 8-MACROCELL jmPLD Military m High-Performance, Low-Power Upgrade • ■ ■ ■ ■ See Packaging Spec., Order #231368 ■ Military Temperature Range: —55°C to +125°C(Tc) O Csi cs o in 00 2 IN P 1 /C L K C 1 IN P 2 C 2 IN P 3 C

Contextual Info: 85C960 1-MICRON CHMOS 80960 K-SERIES BUS CONTROL juPLD • Burst Logic, Ready Control, and Address Decode Support for 80960 KA/KB Embedded Controllers in Single Chip ■ Operates with 80960KA/KB at 20 MHz and 25 MHz ■ Ice = 50 mA Max. ■ UV Erasable CerDIP or OTPTM

Q07S

Abstract: 18CV EZ-319 p85c22066 ep330 85C220 intel PLD 290134 p85c220-80
Contextual Info: INTEL CORP intgJ Mû Sb 17b 00721=52 7 MME D MEMORY/PLD/ XTL2 85C220-80 FAST 1-MICRON CHMOS 8-MACROCELL jmPLD High-Performance, Low-Power Upgrade for SSI/MSI Logic and Bipolar PALs* in lntel386TM, 1486TM, i860 , 80960 Series, and Other High-Performance Systems

Contextual Info: Ä ID W A M < & g DKlF [^ôiÆ ÂTB©M in te i M85C224 FAST 1-MICRON CHMOS 8-MACROCELL jaPLD Up to 22 Inputs 14 Dedicated & 8 I/O and 8 Outputs High-Performance, Low-Power Upgrade for SSI/MSI Logic and Bipolar PALs* in Intel386 , i486™, i860™, 80960 Series,

GAL16Y8A

Abstract: PAL16L8 programming algorithm gal 16v8 programming algorithm 85C224 PAL12L10N ep330 intel 2107 GAL-2 85c224-66 85C220
Contextual Info: INTEL CORP MEMORY/PL] / 5bE D • M Ö E b l 7 b D 0 7 7 S b D 7^5 « I T L S in y -0 °\ 85C220/85C224-100, -80 AND -66 REGISTER OPTIMIZED TIMING FAST 1-MICRON CHMOS 8-MACROCELL juPLDs T hese register optimized timing /xPLDs of­ fer superior design features:

ICE-50

Abstract: 290134 290192
Contextual Info: in t e T 85C960 1-MICRON CHMOS 80960 K-SERIES BUS CONTROL juPLD • Operates with 80960KA/KB at 20 MHz and 25 MHz ■ Ice ~ 50 mA Max. ■ UV Erasable CerDIP or OTPtm ■ 100% Generlcally Testable Logic Array ■ Based on Low Power CHMOS HIE* Technology

85C960

Abstract: D85C960-20 231369 d85c960-25 Erasable Programmable Logic Device 610 LSC5
Contextual Info: in te i 85C960 1-MICRON CHMOS 80960 K-SERIES BUS CONTROL juPLD Burst Logic, Ready Control, and Address Decode Support for 80960 KA/KB Embedded Controllers In Single Chip Operates with 80960KA/KB at 16 MHz, 20 MHz, and 25 MHz UV Erasable CerDIP or O T P tm

PAL16L8 programming algorithm

Abstract: 85c220 P85C220-10 n85c224-7 74s* programming AMD palce16v8 programming intel PLD 290134 intel Series Gate Array palce16v8 programming algorithm
Contextual Info: 85C220/85C224-7 AND -10 FAST T pd, HALF-POWER 8-MACROCELL PLDs These Combinatorial Optimized Timing PLDs Offer Superior Design Features: • High-Performance Low-Power Upgrade for -7 and -10 Bipolar/CMOS* PLD’s in High-Performance Systems ■ tpo 7.5 ns, 74 MHz Frequency with

Contextual Info: in te i M85C220 FAST 1-MICRON CHMOS 8-MACROCELL juPLD Military High-Performance, Low-Power Upgrade for SSI/MSI Logic and Bipolar PALs* in intei386TM, ¡4 8 6 tm , ¡860tm , 80960 Series, and Other High-Performance Systems Typical Ice = 35 mA at 15 MHz Emulates 20-pin PAL Architectures

PAL16L8 programming algorithm

Abstract: 85C220 P85C220-7
Contextual Info: IP tS O G Ä M f in te i 85C220/85C224-7 AND -10 COMBINATORIAL OPTIMIZED TIMING FAST 1-MICRON CHMOS 8-MACROCELL jaPLDs These Combinatorial Optimized Timing jaPLDs Offer Superior Design Features: 8 P-Terms, Selectable SOP Invert, OE P-Term for Each Macrocell

85C508

Abstract: Intel IPLDview-286 290134 290175 n85c508 5097
Contextual Info: in t e i 85C508/85C509 FAST 1-MICRON CHMOS DECODER/LATCH juPLDs High-Performance Programmable Logic Device for High-Speed Microprocessorto-Memory Decode: — 85C508: Active-Low Outputs — 85C509: Active-High Outputs Extremely High Speed— tpp 7.5 ns max , 133.3 MHz (max), t£o 4.5 ns