SCDD003A Search Results
SCDD003A Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
CD4043BE HARRIS
Abstract: CD4043BE CD4043BEE4 d4043
|
Original |
schs041dcd4043bcd4044b16-lead+7 | |
hes 1-221Contextual Info: SN54HC7002, SN74HC7002 QUADRUPLE POSITIVEĆNOR GATES WITH SCHMITTĆTRIGGER INPUTS SCLS033F − MARCH 1984 − REVISED NOVEMBER 2004 D D D D D D D Wide Operating Voltage Range of 2 V to 6 V Typical tpd = 14 ns Low Power Consumption, 20-µA Max ICC Low Input Current of 1 µA Max |
Original |
sn54hc7002sn74hc7002scls033fscyd013+5 | |
|
Contextual Info: SN74LVC112A DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET www.ti.com SCAS289L – JANUARY 1993 – REVISED AUGUST 2005 FEATURES • • • • • • • D, DB, DGV, NS, OR PW PACKAGE TOP VIEW Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V |
Original |
sn74lvc112ascas289l000-va114-a+5 | |
|
Contextual Info: SN74LVC861A 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS www.ti.com SCAS309I – MARCH 1993 – REVISED FEBRUARY 2005 FEATURES • • • • • • • • • Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max tpd of 6.4 ns at 3.3 V Typical VOLP Output Ground Bounce |
Original |
sn74lvc861a10-bitscas309i000-v+5 | |
cd4027b
Abstract: D4013 SB 125 024 CD4027BF3A real time application of D flip-flop
|
Original |
schs032ccd4027b16-lead17-oct-2005+7 | |
SN74AUC2G125DCURContextual Info: SN74AUC2G125 DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS www.ti.com SCES532A – DECEMBER 2003 – REVISED MARCH 2005 FEATURES • • • • • • • • • DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree™ Packages |
Original |
sn74auc2g125sces532a000-va114-a+2 | |
|
Contextual Info: Data sheet acquired from Harris Semiconductor SCHS059C – Revised September 2003 The CD4078B types are supplied in 14-lead hermetic dual-in-line ceramic packages F3A suffix , 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), |
Original |
schs059ccd4078b14-lead17-oct-2005+3 | |
D4013B
Abstract: cd4013be D4013
|
Original |
schs023dcd4013b14-lead26-sep-2005+5 | |
|
Contextual Info: SN74LVCZ240A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS www.ti.com SCES273H – JUNE 1999 – REVISED APRIL 2005 FEATURES • • • • • • • • • DB, DGV, DW, N, NS, OR PW PACKAGE TOP VIEW Operates From 2.7 V to 3.6 V Inputs Accept Voltages to 5.5 V |
Original |
sn74lvcz240asces273h000-va114-a+5 | |
|
Contextual Info: SN74LVCH16540A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS www.ti.com SCAS569H – MARCH 1996 – REVISED MARCH 2005 FEATURES • • • • • • • • • • • DGG, DGV, OR DL PACKAGE TOP VIEW Member of the Texas Instruments Widebus Family Operates From 1.65 V to 3.6 V |
Original |
sn74lvch16540a16-bitscas569h000-v | |
LVC1G86Contextual Info: SN74LVC1G86 SINGLE 2ĆINPUT EXCLUSIVEĆOR GATE SCES222M − APRIL 1999 − REVISED JUNE 2005 D Available in the Texas Instruments D D D D D DBV PACKAGE TOP VIEW A D Ioff Supports Partial-Power-Down Mode NanoStar and NanoFree Packages Supports 5-V VCC Operation |
Original |
sn74lvc1g86sces222m24-ma000-v+3 | |
1t45Contextual Info: SN74LVC1T45 SINGLEĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES515E − DECEMBER 2003 − REVISED MAY 2004 D Available in the Texas Instruments D D D D D NanoStar and NanoFree Packages Fully Configurable Dual-Rail Design Allows |
Original |
sn74lvc1t45sces515e24-mav74lvc2g53+6 | |
military radar 20 pages documentationContextual Info: SN74LVC373AĆEP OCTAL TRANSPARENT DĆTYPE LATCH WITH 3ĆSTATE OUTPUTS SCAS737B − NOVEMBER 2003 − REVISED MAY 2004 D Controlled Baseline D D D D D D D D D Typical VOLP Output Ground Bounce − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of |
Original |
sn74lvc373aepscas737bmil-std-883military radar 20 pages documentation | |
|
Contextual Info: SN74LVC1G98 CONFIGURABLE MULTIPLE-FUNCTION GATE www.ti.com SCES417H – DECEMBER 2002 – REVISED JUNE 2005 • FEATURES • • • • • • Available in the Texas Instruments NanoStar and NanoFree™ Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V |
Original |
sn74lvc1g98sces417h24-ma000-v+2 | |
|
|
|||
SN74LVC spiceContextual Info: SN74LVC162244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS www.ti.com FEATURES • • • • • • • • • • • Member of the Texas Instruments Widebus Family Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max tpd of 4.4 ns at 3.3 V |
Original |
sn74lvc162244a16-bitscas758a000-v+6 | |
|
Contextual Info: SN74LVC138A-EP 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER www.ti.com SCAS734B – NOVEMBER 2003 – REVISED JUNE 2005 • FEATURES • • • • • • • • • 1 Controlled Baseline – One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of –40°C |
Original |
sn74lvc138a-epscas734bmil-std-883 | |
CD4511BE BCD to 7 SEGMENT DECODER
Abstract: code marking ti map CMOS BCD-to-7-Segment LED Latch Decoder Drivers cd4511b
|
Original |
schs072bcd4511b16-leadmc14511+6 | |
LVC3G34Contextual Info: SN74LVC3G34 TRIPLE BUFFER GATE www.ti.com SCES366H – AUGUST 2001 – REVISED JUNE 2005 FEATURES • • • • • • • • • • • DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree™ Packages Supports 5-V VCC Operation |
Original |
sn74lvc3g34sces366h24-ma000-v+6 | |
SN74HCT244-EPContextual Info: SN54HCT244, SN74HCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS175D – MARCH 1984 – REVISED AUGUST 2003 D D D D D D Operating Voltage Range of 4.5 V to 5.5 V High-Current Outputs Drive Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max ICC |
Original |
sn54hct244sn74hct244scls175dscyd013+4 | |
|
Contextual Info: SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT www.ti.com SCES373L – SEPTEMBER 2001 – REVISED JUNE 2005 FEATURES • • • • • • • • • DBV OR DCK PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree™ Packages |
Original |
sn74auc1g07sces373l000-va114-a+1 | |
|
Contextual Info: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003 |
Original |
cd54hc112cd74hc112cd54hct112cd74hct112+4 | |
AUC1G32
Abstract: SN74AUC1G32DRLRG4
|
Original |
sn74auc1g32sces377j000-va114-a+7 | |
SN74AUC2G80DCTRContextual Info: SN74AUC2G80 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP www.ti.com SCES540A – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • • • • DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree™ Packages |
Original |
sn74auc2g80sces540a000-va114-a+6 | |
LVC2G74
Abstract: real time application of D flip-flop IC data book free IC data book free download
|
Original |
sn74lvc2g74sces203k24-ma000-v+9 | |