Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    QUICKPRO Search Results

    QUICKPRO Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    quickpro

    Abstract: lof file format QA-Pf100144 PL84 QA-PQ208A QD-PQ208 QD-PB256 QA-PB456 QL3025-1PQ208C quake q-pro
    Contextual Info: Programmer Kit User’s Guide with DeskFab and QuickPro™ Reference COPYRIGHT INFORMATION Copyright 1991–1999 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation. QuickLogic


    Original
    quickprolof file formatqa-pf100144pl84+6qa-pq208aqd-pq208qd-pb256qa-pb456ql3025-1pq208cquake q-pro PDF

    12L10

    Abstract: 16L6 20L10 20L8 PLD20G10C 12DC
    Contextual Info: 4bE SEMICONDUCTOR SSÔTbtS D OGGbTMM PRELIMINARY CYPRESS SEMICONDUCTOR Features • Ultra high speed supports today’s and tomorrow’s fastest microprocessors — tpD = 7.5 ns — tsu = 3 ns — fM A X = 1 0 5 M tte • Reduced ground bounce and under­


    OCR Scan
    pld20g10c24-pin10smhz20l10+712l10pld20g10c-10kmb10lmb16l620l8pld20g10c 12dc PDF

    74 164 14 PIN DIAGRAM

    Abstract: QL5022 QL5022-33APQ208C QL5022-33BPF144C PCI32 PF144 PQ208
    Contextual Info: QL5022 QuickPCI Data Sheet •••••• 33 MHz/32-bit PCI Host Capable Master Target with Embedded Programmable Logic Device Highlights Programmable Logic • 387 Logic Cells High Performance PCI Controller • 32-bit / 33 MHz PCI Master/Target with


    Original
    ql5022hz/32-bit32-bit95/98/win+72000/nt474 164 14 pin diagramql5022-33apq208cql5022-33bpf144cpci32pf144pq208 PDF

    ST CHN t4

    Contextual Info: QL5064 QuickPCI Data Sheet •••••• 66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM Device Highlights High Performance PCI Controller • 64-bit/66 MHz Master/Target PCI Controller automatically backwards compatible to 33 MHz


    Original
    ql5064hz/64-bit64-bit/6632-bits+364-bitbusses/100st chn t4 PDF

    QL5064

    Abstract: QL5032 QL5130 QL5232 Apex U Tech mr 4040 "ESP"
    Contextual Info: Q U I C K L O G I C ’ S QUICKNEWS CONTENTS VOLUME Tech Talk • page 2 Best Products Award ■ page 3 CEO Interview ■ page 4 Application Notes ■ page 8 Customer Engineering Q&A ■ page 10 News Flash ■ page 11 Contact Information and Fax Request Form


    Original
    ql907-2ql5064ql5032ql5130+4ql5232apex u techmr 4040esp PDF

    Contextual Info: PAL22V10C _ PAL22VP10C Universal PAL Device SEMICONDUCTOR Features • • Ultra high speed supports today’s and tomorrow’s fastest microprocessors 10 user>programmable output macrocells — Output polarity control — Registered or combinatorial


    OCR Scan
    pal22v10cpal22vp10c28-pinpal22vp10cm+328-square15kmb12ymb PDF

    quickpro

    Abstract: PF144 PQ208 QL5020
    Contextual Info: QL5020 QuickPCI Data Sheet •••••• 33 MHz/32-bit PCI with Embedded Programmable Logic Device Highlights Programmable Logic • 560 Logic Cells High Performance PCI Controller • 32-bit/33 MHz PCI Target with Embedded • • • • • • •


    Original
    ql5020hz/32-bit32-bit/3395/98/win+42000/nt4quickpropf144pq208 PDF

    verilog code for mdio protocol

    Abstract: AMBA AHB to APB BUS Bridge verilog code amba apb verilog coding RTL code for ethernet W32 MARKING AA13 AA15 MAC110 QL901M verilog coding for APB bridge
    Contextual Info: QL901M QuickMIPS Data Sheet • • • • • • QuickMIPS ESP Family 1.0 Overview The QuickMIPS™ Embedded Standard Products ESPs family provides an out-of-the box solution consisting of the QL901M QuickMIPS chip and the QuickMIPS development environment. The


    Original
    ql901m32-bitmac10/100sverilog code for mdio protocol+8amba ahb to apb bus bridge verilog codeamba apb verilog codingrtl code for ethernetw32 markingaa13aa15mac110verilog coding for apb bridge PDF

    Contextual Info: V320USC Universal System Controller • • • • • • PCI System Controller for 32-Bit MIPS and SuperH™ System Interface Device Highlights Introduction • Glueless interface between popular MIPS™ and SuperH™ processors and the standard 32-bit PCI


    Original
    v320usc32-bit PDF

    Contextual Info: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original
    PDF

    Contextual Info: QL58x2 Enhanced QuickPCI Family Data Sheet • • • • • • 33/66 MHz/32-bit PCI Master/Target with Embedded Programmable Logic, Embedded Computational Units, and Dual Port SRAM Device Highlights Extendable PCI Functionality High Performance PCI Controller


    Original
    ql58x2hz/32-bit32-bit PDF

    32x32 Multiplier

    Contextual Info: QL903M QuickMIPS Data Sheet •••••• QuickMIPS Embedded Standard Product ESP Family Device Highlights Two Ethernet Controllers CPU Core • Two 10/100 MACs • 32-bit MIPS 4Kc processor runs up to 200 MHz (260 Dhrystone MIPS) • 1.3 Dhrystone MIPS per MHz


    Original
    ql903m32-bit16-bit32x32 multiplier PDF

    Contextual Info: Eclipse II Family Data Sheet • • • • • • Ultra-Low Power FPGA Combining Performance, Density, and Embedded RAM Device Highlights Advanced Clock Network • Multiple dedicated low skew clock networks Flexible Programmable Logic • High drive input-only networks


    Original
    PDF

    Contextual Info: QL58x0 Enhanced QuickPCI Target Family Data Sheet • • • • • • 33/66 MHz/32-bit PCI Target with Embedded Programmable Logic, Embedded Computational Units, and Dual Port SRAM Device Highlights Extendable PCI Functionality High Performance PCI Controller


    Original
    ql58x0hz/32-bit32-bit95/98/2000/nt+1484-ball PDF

    Sdec Technology

    Contextual Info: SX-Key Development System Manual Version 1.0 Warranty Parallax warrants its products against defects in materials and workmanship for a period of 90 days. If you discover a defect, Parallax will, at its option, repair, replace, or refund the purchase price. Simply call our sales department for an


    Original
    14-daysdec technology PDF

    4202 BD TRANSISTOR datasheet

    Abstract: 4202 BD TRANSISTOR MKV440-D15 B25667C6167 B25667C3497A375 B44066D7025 h/h/TSM-HV200 health data sheet egypt
    Contextual Info: EPCOS Product Profile 2013 Power Factor Correction Power Quality Solutions www.epcos.com Contents Power Quality Solutions Preview PFC capacitor series overview PQS key components overview Important notes PFC capacitors ¼ PhaseCap Premium 230 … 800 V, 5.0 … 33 kvar


    Original
    br604br6000br7000br7000-t+11br7000-ibr7000-softmc7000-34202 bd transistor datasheet4202 bd transistormkv440-d15b25667c6167b25667c3497a375b44066d7025h/h/tsm-hv200health data sheet egypt PDF

    PCI32

    Abstract: PQ208 PT280 QL5632 ql-64
    Contextual Info: QL5632 Enhanced QuickPCI Device Data Sheet •••••• 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM • Reference design with driver code Win 34 PCI Bus 33 MHz/32 bits (data and address Master Controller High


    Original
    ql5632hz/32-bithz/3295/98/win+72000/nt4280-ball208-pinpci32pq208pt280ql-64 PDF

    QL904M

    Abstract: LVCMOS25 MIPS32 PC-100 QL904M175 QL904M200 R4000
    Contextual Info: QL904M QuickMIPS Data Sheet •••••• QuickMIPS Embedded Standard Product ESP Family Device Highlights Ethernet Controller CPU Core • 10/100 MAC • 32-bit MIPS 4Kc processor runs up to 200 MHz (260 Dhrystone MIPS) • 1.3 Dhrystone MIPS per MHz


    Original
    ql904m32-bitpc-100lvcmos25+4mips32ql904m175ql904m200r4000 PDF

    AMBA AHB DMA

    Abstract: hardware AES controller AES with DMA AES chips QL902M 0004h 32 bit cpu verilog testbench 9400H 100414FC Eclipse II Family
    Contextual Info: Advanced Encryption Standard AES Speed Optimized Soft IP Core Data Sheet • • • • • • QuickMIPS Embedded Standard Products (ESP) Family Features • 128-bit AES encryption/decryption core. • Dataflow through core is uni-directional (simplex).


    Original
    128-bit64-bitamba ahb dmahardware aes controller+8aes with dmaaes chipsql902m0004h32 bit cpu verilog testbench9400h100414fceclipse ii family PDF

    QL5130-33APF144C

    Abstract: QL5130 QL5130-33APQ208C QL5130-33APQ
    Contextual Info: QL5130 QuickPCI Data Sheet • • • • • • 33 MHz/32-Bit PCI Target with Embedded Programmable Logic and Dual Port SRAM Device Highlights High Performance PCI Controller Programmable Logic • 57 K system gates/619 logic cells • 13,824 RAM bits, up to 157 I/O pins


    Original
    ql5130hz/32-bitgates/61932-bit/33+616-bit64-deep128-deepql5130-33apf144cql5130-33apq208cql5130-33apq PDF

    PLD610-10

    Abstract: 85C060 D610 p EP610 "pin compatible" PLD610
    Contextual Info: PLD610 PRELIMINARY CYPRESS SEMICONDUCTOR Multipurpose BiCMOS PLD Function, pin, and JEDEC compatible with EP600, EP610, EP630,85C060, and PALCE610 PLDs Very high performance — tpo = 10 ns 16 I/O macrocells, each having: — Choice of combinatorial or regis­


    OCR Scan
    pld610ep600ep610ep630+685c060palce61024-pinpld610-10d610 pep610 "pin compatible PDF

    MBM27C64-25

    Abstract: MBM27C64-25X tpH07 MBM2764 27C64-25 equivalent MBM27C64-30-W
    Contextual Info: F U JIT S U MOS Memories • MBM27C64-25, MBM27C64-30 C M O S 65,536-Bit UV Erasable and Electrically Program m able Read Only Mem ory ¿n -Z / ^ L C c L D e s c rip tio n The Fujitsu MBM27C64 is a high speed 65,536-bit s ta tic Comple­ m entary MOS erasable and electrica lly reprogram m able read only


    OCR Scan
    mbm27c64-25mbm27c64-30536-bitmbm27c64+8mbm2764-type28-pin32-pinmbm27c64-25xtph07mbm276427c64-25 equivalentmbm27c64-30-w PDF

    MBM27C256-25

    Abstract: M27C MBM27C256
    Contextual Info: MOS Memories ff¡ £ 7 FUJITSU • M B M 27C 256-25, M B M 27C 256-30, M B M 27C 256-45 CMOS 32,768 X 8-Bit UV Erasable and Electrically Programmable Read Only Memory Description The Fujitsu MBM27C256 is a high speed 262,144-bits complementary MOS erasable and electrically reprogrammable read only memory


    OCR Scan
    mbm27c256144-bits28-pin32-pad+2mbm27c256-25m27c PDF

    Contextual Info: 4/ (FOLSVH( 'DWD 6KHHW ‡‡‡‡‡‡ 3*$ &RPELQLQJ 3HUIRUPDQFH 'HQVLW\ DQG (PEHGGHG 5$0 'HYLFH +LJKOLJKWV $GYDQFHG &ORFN 1HWZRUN ‡ Nine Global Clock Networks: )OH[LEOH 3URJUDPPDEOH /RJLF ‡ 0.18 µm six layer metal CMOS Process ‡ One Dedicated ‡ Eight Programmable


    Original
    304-bit PDF