PAGE61 Search Results

59013 h 331

Abstract: 59014 c 331 comcode 105 736 490 fcs 9013 GR-253-CORE JT-G704 JT-G706 TMXL28155 TR-62411 59014 c
Contextual Info: Preliminary Data Sheet, Rev 2 June, 2002 TMXL28155 SupermapperLite 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1 1 Features • ■ Versatile IC supports 155/51 Mbits/s SONET/SDH interface solutions for T3, DS2, and T1/E1/J1 applications. Implementation supports both linear 1 + 1, unprotected and ring (UPSR) network topologies.

hp laptop MOTHERBOARD pcb CIRCUIT diagram

Abstract: STAC9752A STAC9753A 9753A 9753 AES17-1991 pcb MOUNT JACK CONNECTOR 7mm audio hp laptop motherboard circuit diagram AC97 7410PC
Contextual Info: DATASHEET AC’97 2.3 CODECS WITH STEREO MICROPHONE & UNIVERSAL JACK STAC9752A/9753A FEATURES • High Performance Σ∆ Technology • AC’97 Rev 2.3 Complaint • 20-bit Full Duplex Stereo ADC & DACs • Independent Sample Rates for ADC & DACs • 5-Wire AC-Link Protocol Compliance

spdif jack 6 pin

Abstract: VRM Section of laptop Motherboard INTEL 845 MOTHERBOARD CIRCUIT diagram STAC9700 STAC9721 STAC9750 STAC9752 STAC9753 STAC9756 STAC9766
Contextual Info: DATASHEET TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING Description IDT's STAC9752/9753 are general purpose 20-bit, full duplex, audio CODECs conforming to the analog component specification of AC'97 Audio CODEC 97

558B

Abstract: S558-5999-U1 F ky U10 ADP3205 PMH4 C949
Contextual Info: CR-1 : @DESIGN.J3E SCH_1 :PAGE1 A B C D E G F H J K L M N DATE 9 YUKON/KODIAK VER SE 10/20/03 PLANAR 10/20/2003 7 6 5 4 3 2 1 TITLE PAGE EC HISTORY CPU(1/3) CPU(2/3) CPU(3/3) ITP CONN VCCCPUCORE DECOUPLING GMCH-M(1/5) GMCH-M(2/5) GMCH-M(3/5) GMCH-M(4/5) GMCH-M(5/5)

PMH4

Abstract: ADP3205 S558-599 t9 547B34 qm77 ky U10 357n c840 TP231005 ibm apollo
Contextual Info: CR-1 : @DESIGN.J3E SCH_1 :PAGE1 A B C D E F G H J K L M N DATE 9 YUKON/KODIAK VER SE PLANAR 10/20/03 EC NO. P PART Q NO. VER.SE 9 DEVELOPMENT NO. Q/M 1 6 5 4 3 2 1 78 10/20/2003 8 7 / 8 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20.

kga series

Contextual Info: 10-Serie KR-A _08-Serie KG-A 21/11/12 17:47 Page53 KR series Power rocker switches Distinctive features Attractive rugged rocker switch Removable actuator Up-to-date rocker design Easy to stock Easy to customize Smooth curves Wide choice of colours and symbols

Contextual Info: IDT82V2058 E1 Octal Line Interface Unit Preliminary Data Sheet, Feb 2001 Ver 1.0 File No. IDT82V2058DS

Contextual Info: 32-bit TX System RISC TX03 Series TMPM330FYWFG Rev 1.02 Semiconductor & Storage Products Company 2013-08-05 Table of Contents Table of Contents. i

Contextual Info: Heavy-Duty Connectors OdU Section 5 Technical Information fo r the User °c t ru u . CD CL CD “O CD ZD L T\ CO CD 5 10 20 30 40 Test current ► 50 60 A Table o f Contents Page Environmental Protection IP in accordance with DIN 40 050 Insulation Groups / Nominal Voltage / Test Voltage

Contextual Info: 09-Serie 11-12000-A_10-Serie 11-12000-A 08/01/13 14:52 Page57 11000 and 12000 series Professional toggle switches Distinctive features ❑ Applications These switches are specially manufactured for defence, telecommunications and other professional applications.

DDR III SDRAM

Abstract: M15F2G16128A (2F)
Contextual Info: ESMT M15F2G16128A 2F DDR III SDRAM 16M x 16 Bit x 8 Banks DDR III SDRAM Feature z 1.5V ± 0.075V (JEDEC Standard Power Supply) z 8n-bit prefetch architecture z Programmable CAS Latency: 5, 6, 7, 8, 9, 10 and 11 z Output Driver Impedance Control z 8 Internal memory banks (BA0- BA2)

AD600

Abstract: AD602 AD603 AD604 AD605 SSM2018T SSM2024 SSM2118T SSM2120 SSM2122
Contextual Info: VARIABLE GAIN AMPLIFIERS MODEL NUMBER Vss Volts Idd mA Iee Gain Range mA dB Pre Amp Gain Range dB -3dB BW Input Input Spectral Resis Noise tance Slew Rate Accu racy 25C I3P dB 1 dB Comp @ 10Mhz Mhz ohms V/usec % 90 100 275 ±1 100 275 1.5 0.5 1.5 0.5 ns ns

rtm880t-792

Abstract: UP7704U8 RTM880T-792-LF K4N1G164QQ-HC25 L78012 PT8704 D7201 mb39a132 IT8752E RTM880T
Contextual Info: 5 4 3 2 1 N50Tr SCHEMATIC R110 D D Content PAGE PAGE Content SYSTEM PAGE REF. C B A 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 29 30 31 32 33 34 35 36 37 38 40 41 42 43 44 45 46 48 50 51 52 53 56 57 58 60 61 62 63 65 66 69 70 71 72 73 74 75 76 77 SCHEMATIC INFORMATION

MA1809

Abstract: Inventec intel g31 motherboard L1087 V12L 5252 F mosfet NFM60R30T222 C1616 NFM41P11 NFM41P11C
Contextual Info: RUBY PV2-BUILD FINAL Engineer INVENTEC MORRIS CHANG Drawn by MORRIS CHANGE R&D CHK Size TITLE A3 RUBY1.0 DOC CTRL CHK MFG ENGR CHK Changed by EE2 Date Changed Friday, July 4, 2003 Time Changed 11:43:52 am QA CHK VER A02 Model Number Model_No Sheet 1 of 69

M28N-2

Abstract: CDBM c28 U93 QUANTA QUANTA U93 BC1008 N25 3KV SEC U891 b30 c300 - 1 RN5101 C1254
Contextual Info: 4 B CLK Gem A C D E 100MHz-CPU/GCLE/ITP 33MHz-PCI Ref 48MHz-USB/SIO 4 Y2 14.318MHz X-BUS FLASH Prestonia CPU Prestonia CPU USB BMC CPU BUS SP SIO 414 PP BW: 200MB/s 200MHz 100MHz x 2 LPC BUS MEMORY I/F CSB5 Y5 RAGE XL Y3 3 FLPY 400MHz(100MHz x 4) 533MHz(133MHz x 4)

Contextual Info: ESMT M15F1G1664A 2R DDR III SDRAM 8M x 16 Bit x 8 Banks DDR III SDRAM Feature z 1.5V ± 0.075V (JEDEC Standard Power Supply) z Output Driver Impedance Control z Programmable CAS Latency: 5, 6, 7, 8, 9,10,11 z Differential bidirectional data strobe z 8 Internal memory banks (BA0- BA2)

MOSFET-48V

Abstract: powr607 emmc schematic 4700uF mosfet-n EIA96 ISPPAC-POWR607 eMMC DC-DC 5V-3,3V ISPPAC-POWR1014
Contextual Info: Power 2 You 電源管理・制御の完全ガイド ボードレベルの電源管理機能 学習できるハウツーには以下が含まれます： »» 電源管理コストの低減 »» システムの信頼性を向上 »» 回路基板を改版するリスクの軽減

AD549

Abstract: AD645A OP482 ad746 OP 5 C 100HZ AD515A AD546 AD547 AD548
Contextual Info: LOW INPUT BIAS CURRENT SUPER BETA: PRECISION BIPOLAR : LOW NOISE,OFFSET, and DRIFT @ ± 15 VOLT RAILS MODEL CLOSED OPEN COMMON INITIAL Eos NUMBER LOOP LOOP MODE OFFSET vs GAIN GAIN REJECTION Eos Temp CMRR V/uV dB ± uV ax ±uV/C INPUT BIAS Model Designator

AD641

Abstract: AD8307 AD606 AD640
Contextual Info: LOG AMPS Model Vss Iee Vee Iee +V mA -V mA Rin Eos Ib mV uA dB ±dB 500 500 500 0.5 0.2 0.2 25 0 to 44 3 25 0 to 44 500 ns ns 2000 .5 25 ohms Dynamic AC Log Range Conform DC Log Intercept Vin=0 Vin=Max Conform Output= Output= ±1 to 100mV dB dB -3dB BW Limiter

AD7111

Abstract: AD7111A AD7112 AD7528
Contextual Info: ANALOG DIGITAL AUDIO: Log D/A's MODEL # # Bits D/A's +Vcc + mA Accuracy Relative to 0dB Dyna Range Range mic Step Accu K/B/T L/C/U Icc Range Size racy Grade Grade mA dB dB dB dB dB THD Channel Model Designator Gain Error Glitch Plus Seperation Temperature

2SK1973

Abstract: d 5072 transistor 2S01766 2S02211 2s01664 2sb1516 2S01781K 2sc4912 2SA103G 2SK2307
Contextual Info: Transistor Quick reference I Laadad p P a g e lli Package-Application Vceo V * * y,CES * * *w CER Vn«w Application EM3 UMT 2SC4081LN 40 Low Noise I 50 25 60 Package | Part No. f 2SA1037AKLN(E) SMT / 2SA1774 \2 S C 4 6 1 7 120 2SC4723 /2SA 1576A V2SC3722K

Contextual Info: IDT82V2048 T1/E1 Octal Line Interface Unit Preliminary Data Sheet, Feb 2001 Ver 1.0 File No. IDT82V2048DS

29l50

Abstract: sil3512 Marvell 88E8055 Inventec bq24721 kbc1122 SP8K10 SP8K10SFD5_ROHM ACARD Socket AM2
Contextual Info: Cheela Pre-MV BUILD 2006 0329 EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE DATE CHANGE NO. REV 3 SIZE = FILE NAME : XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTEC TITLE VER : Cheela SIZE CODE A3 CS SHEET DOC. NUMBER REV Model_No 1 OF 000 65 TABLE OF CONTENTS

digital IIR Filter VHDL code

Abstract: verilog code for fir filter using DA vhdl code for 8-bit serial adder low pass Filter VHDL code low pass fir Filter VHDL code verilog edge detection 2d filter xilinx xilinx code for 8-bit serial adder 8 bit sequential multiplier VERILOG 8 bit fir filter vhdl code implementation of 16-tap fir filter using fpga
Contextual Info: SEMINAR SIGNAL PROCESSING with XILINX FPGAs Bruce Newgard N BITS WIDE FIR FILTER SAMPLE DATA X0 SUM X • K C0 X11 X • C1 X22 OUTPUT DATA X • C22 • • • • • • K SUMs K TAPS LONG X.D.S.P. 6OLGH1XPEHU  ;'63337 SIGNAL PROCESSING WITH XILINX FPGAs