JEDEC 16 Search Results
JEDEC 16 Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| TMP139AIYAHR |
|
JEDEC DDR5 temperature sensor with 0.5 °C accuracy 6-DSBGA -40 to 125 |
|
|
|
| SN74SSQE32882ZALR |
|
JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 |
|
||
| SN74SSQEA32882ZALR |
|
JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 |
|
|
|
| SN74SSQEC32882ZALR |
|
JEDEC SSTE32882 Compliant Low Power 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 |
|
|
|
| SN74SSQEB32882ZALR |
|
JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85 |
|
|
JEDEC 16 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
P16HD8
Abstract: P16R4 preload decade counter transistor B1010 F159
|
Original |
reset22a P16HD8 P16R4 preload decade counter transistor B1010 F159 | |
SMD PackagesContextual Info: IPC/JEDEC J-STD-033A July 2002 Supersedes IPC/JEDEC J-STD-033 April 1999 JOINT INDUSTRY STANDARD Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices NOTICE JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of |
Original |
J-STD-033A J-STD-033 SMD Packages | |
|
Contextual Info: JEDEC JESD204A data converter interface Technical analysis Rev. 2.1 — 14 October 2011 White paper Document information Info Content Keywords JEDEC JESD204A, High-speed data converters Abstract This report describes the technical details of JEDEC JESD204A interface |
Original |
JESD204A JESD204A, | |
JESD204
Abstract: GSM transmitter receiver spartan hdmi JESD204A 4bit serializer abstract
|
Original |
JESD204A JESD204A, 10gal JESD204 GSM transmitter receiver spartan hdmi 4bit serializer abstract | |
2N6583
Abstract: 2N6736
|
OCR Scan |
2N6276 2N6277 2N6278 2N6279 2N6280 2N6281 2N6314 2N6338 2N6339 2N6340 2N6583 2N6736 | |
MS-010Contextual Info: JEDEC Publication No. 95 Page _ JEDEC Publication No. 95 Page _ SECTION Z - Z DATUM - A - (DATUM — A - ) EVEN NUMBER LEADS (DIMENSIONS IN INCHES) JEDEC SOUD STATE PRODUCT OUTLINES ODD NUMBER LEADS DETAIL A TITLE dual in lin e PLASTIC FAMILY (R -P D IP -T ) |
OCR Scan |
||
AN7254
Abstract: AN9321 AN9322 HUF75617D3 HUF75617D3S HUF75617D3ST TB334
|
Original |
HUF75617D3, HUF75617D3S O-251AA O-252AA HUF75617D3 75617D AN7254 AN9321 AN9322 HUF75617D3 HUF75617D3S HUF75617D3ST TB334 | |
GP021
Abstract: Photo Flash Rectifiers gp02-12 GP02 GP02-25 GP02-30 GP05 GP05-10 GP05-16 GP05-18
|
Original |
GP05Series D0-15 D0-41 GP021 Photo Flash Rectifiers gp02-12 GP02 GP02-25 GP02-30 GP05 GP05-10 GP05-16 GP05-18 | |
AN9321
Abstract: AN9322 HUF75617D3 HUF75617D3S HUF75617D3ST TB334
|
Original |
HUF75617D3, HUF75617D3S O-251AA O-252AA HUF75617D3 75617D AN9321 AN9322 HUF75617D3 HUF75617D3S HUF75617D3ST TB334 | |
|
Contextual Info: Memory Systems Inc. y ^ Industrial Temperature 16Mbit Enhanced Synchronous DRAM 1 Mx16 ESDRAM Preliminary Data Sheet Features Description • • As a JEDEC superset standard, the Enhanced Synchronous DRAM ESDRAM is an evolutionary modification to the JEDEC standard SDRAM. The industrial temperature grade |
OCR Scan |
16Mbit SM2404T-7 50-pin SM2404T-10I | |
MO-161
Abstract: 530-0112-7
|
Original |
MO-161 905mm, SX41684S-DC MO-161 530-0112-7 | |
FR02
Abstract: Photo Flash Rectifiers FR02-60 FR05-20 FR02-25 FR02-30 FR05 FR05-10 FR05-16 FR05-18
|
Original |
D0-15 D0-41 FR02 Photo Flash Rectifiers FR02-60 FR05-20 FR02-25 FR02-30 FR05 FR05-10 FR05-16 FR05-18 | |
P17W
Abstract: 12 VOLT 100 AMP smps
|
OCR Scan |
OM5261ST/RT/DT O-257AA MIL-S-19500, GD0150S P17W 12 VOLT 100 AMP smps | |
|
Contextual Info: 3.3V 4M x 72-Bit SDRAM Module HYS72V4000GR 168 pin Registered DIMM Modules Preliminary Information • 168 Pin JEDEC Standard, Registered 8 Byte Dual-ln-Line SDRAM Module • 1 bank 4M x 72 organisation • Optimized for ECC applications • JEDEC standard Synchronous DRAMs SDRAM |
OCR Scan |
72-Bit HYS72V4000GR HYS72V4000GR | |
|
|
|||
|
Contextual Info: OM5261ST/RT/DT HERMETIC JEDEC TO-257AA HIGH EFFICIENCY, CENTER-TAP HIGH VOLTAGE RECTIFIER 16 Amp, 1000 Volt, 65 ns trr Soft Recovery FEATURES • • • • • • • • • Soft Recovery Characteristics Hermetic Metal Package, JEDEC TO-257AA Very Low Forward Voltage |
Original |
OM5261ST/RT/DT O-257AA O-257AA MIL-S-19500, | |
|
Contextual Info: Standard Product Reference Sheet VCDG1104P-6C64B-TR Features Package 1608 t=1.15 mm Type, lens color: water clear, Green color emitting LED Outer Dimension 1.64 x 0.84 x 1.15mm ( L x W x H ) Product features ・Comply with JEDEC MSL-3 (IPC/JEDEC J-STD-020D) |
Original |
VCDG1104P-6C64B-TR J-STD-020D) 1111C | |
168-HAContextual Info: Standard Product Reference Sheet VCDB1104P-6B63B-TR Features Package 1608 t=1.15 mm Type, lens color: water clear, Blue color emitting LED Outer Dimension 1.64 x 0.84 x 1.15mm ( L x W x H ) Product features ・Comply with JEDEC MSL-3 (IPC/JEDEC J-STD-020D) |
Original |
VCDB1104P-6B63B-TR J-STD-020D) 1111C 168-HA | |
|
Contextual Info: SM2405 - Enhanced SDRAM 512Kx32 ESDRAM Product Brief Features • 100% Function and Timing Compatible with JEDEC standard SDRAM • Pin Compatible with JEDEC Std. SGRAM • Integrated 8Kbit SRAM Row Cache per Bank • Synchronous Operation up to 166MHz • 22ns Row Access Latency, 10ns Column Latency |
Original |
SM2405 512Kx32 166MHz SM2405Q-6 SM2405Q-7 SM2405Q-10 | |
|
Contextual Info: 1Gb DDR3 SDRAM K4B1G04 08/16 46D 1Gb D-die DDR3 SDRAM Specification 82 / 100 FBGA with Pb-free & Halogen-Free (RoHS Compliant) CAUTION : * This document includes some items still under discussion in JEDEC. * Therefore, those may be changed without pre-notice based on JEDEC progress. |
Original |
K4B1G04 | |
|
Contextual Info: Data Sheet HIGH VOLTAGE MINIATURE PLASTIC RECTIFIERS miconductor Mechanical Dimensions Description r .1041 !l40 JEDEC 00-41 -nr _1 I . JEDEC 00-15 .230 .300 .205 .160 ZT D80 X .107 , .1.00 Min. . * 1 t 031 typ. 1.00 Min. + 1 T~ .031 typ. Features • DESIGNED FOR PHOTO FLASH |
OCR Scan |
51X25X30cm 21X21X5 47X22X27cm KBPC10 | |
|
Contextual Info: 8-Byte DIMM Vertical Sockets SX4 Series • Features 1. Sockets Suited to 8-Byte DIMM The SX4 Series of sockets are suitable for use with 8-byte DIMM that has been standardized by JEDEC. 2. JEDEC Standard MO-161 Suitable module boards have 168 pins with connections on |
OCR Scan |
MO-161 SX4168S-DC | |
A110 E
Abstract: TSW11
|
Original |
K4B510846E 512Mb A110 E TSW11 | |
soic 16 Jedec package outline
Abstract: ad 406 MS-013 jedec Package do S0242 2764-3
|
OCR Scan |
S016-1 S018-1 S020-2 S024-2 S028-2 MS-013, PSC-4G07 soic 16 Jedec package outline ad 406 MS-013 jedec Package do S0242 2764-3 | |
ansi y14.5m-1982 decimal
Abstract: CD 4039 AE ansi y14.5m-1982 decimal .xxxx SSC 9500 MAA 723 pj 299 IC 4033 pin configuration IC CD 4033 pin configuration IC CD 4033 pin diagram tsop 48 PIN
|
OCR Scan |
s016-1 s018-1 s020-2 s024-2 s028-2 MO-153, PSC-4056 ansi y14.5m-1982 decimal CD 4039 AE ansi y14.5m-1982 decimal .xxxx SSC 9500 MAA 723 pj 299 IC 4033 pin configuration IC CD 4033 pin configuration IC CD 4033 pin diagram tsop 48 PIN | |