CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Contextual Info: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
6004k12znc-b10zn-b14znc-b19+13znc3-b22znc-k19vxi-11chn 550chn 545chn 710chn 712chn 538chn 431chn 709chn 741chn 738chn 648 equivalent
|
PDF
|
|
Contextual Info: 256 Kilobit 32K x 8 SuperFlash MTP SST27SF256 Prelim inary Specifications FEATURES: • • 5.0V Read Operation (4.5V to 5.5V) • Does Not Require UV Source Chip Erase Time: 100 ms • TTL I/O Compatibility Low Power Consumption • JEDEC Standard Byte-wide EPROM Pinouts
|
OCR Scan
|
sst27sf25628-pin32-pinsst27sf256_+1s-016
|
PDF
|
CHN 703
Abstract: c 2665 transistor MRF511
Contextual Info: MOTOROLA SEMICONDUCTOR TECHNICAL DATA T he RF L ine HIGH FREQUENCY TRANSISTOR NPN SILICON HIGH FREQUENCY TRANSISTOR NPN SILICO N . . . designed s p e c ific a lly fo r broadband a p p lica tio n s re q u irin g low d is to rtio n ch a ra c te ristic s and noise fig u re .
|
OCR Scan
|
mrf511chn 703c 2665 transistor |
PDF
|
CHN G4 141
Abstract: CHN G4 112 chn 711 chn 832 CHN 833 CHN G4 136 CHN G4 119 TS22 CHN G4 140 XRT86VL32IB
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn g4 141chn g4 112chn 711+7chn 832chn 833chn g4 136chn g4 119ts22chn g4 140xrt86vl32ib
|
PDF
|
CHN G4 136
Abstract: CHN G4 319 CHN G4 117 CHN G4 CHN 922 equivalent CHN 703 SLC96 alarm frame format chn 711 chn 037 digital clock with alarm using 8051
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JULY 2006 REV. 1.2.0 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn g4 136chn g4 319chn g4 117+7chn g4chn 922 equivalentchn 703slc96 alarm frame formatchn 711chn 037digital clock with alarm using 8051
|
PDF
|
CHN G4 136
Abstract: chn 711 CHN G4 141 CHN G4 124 CHN G4 137 CHN 423
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn g4 136chn 711chn g4 141+3chn g4 124chn g4 137chn 423
|
PDF
|
chn 832
Abstract: CHN G4 112 H100 Block Diagram ST CHN 510 CHN 703 E1 PCM encoder XRT86VL34 chn 037 digital clock with alarm using 8051 ta 8268
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION OCTOBER 2007 REV. 1.2.3 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn 832chn g4 112h100 block diagram+7st chn 510chn 703e1 pcm encoderxrt86vl34chn 037digital clock with alarm using 8051ta 8268
|
PDF
|
CHN G4 136
Abstract: CHN G4 117 CHN G4 112 CHN G4 140 wireless 4-bit data transmission using 8051 64126 CHN 523 CHN G4 115
Contextual Info: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JULY 2006 REV. 1.2.1 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
xrt86vl3xchn g4 136chn g4 117chn g4 112+5chn g4 140wireless 4-bit data transmission using 805164126chn 523chn g4 115
|
PDF
|
Digital Alarm Clock using 8051
Abstract: chn 448 chn 706 CHN 632 CHN 703 RAM 2112 256 word 32.768mhz pin hole thru chn 608 microcontroller 8051 application of alarm clock octal tri state buffer ic
Contextual Info: áç XRT84L38 OCTAL T1/E1/J1 FRAMER FEBRUARY 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.
|
Original
|
xrt84l38digital alarm clock using 8051chn 448chn 706+7chn 632chn 703ram 2112 256 word32.768mhz pin hole thruchn 608microcontroller 8051 application of alarm clockoctal tri state buffer ic
|
PDF
|
CHN G4 136
Abstract: chn7 SA8 357 TR54016 XRT83L38 XRT84L38 XRT84L38IB 7174B 8ch LOW SATURATION DRIVER C1-168
Contextual Info: XRT84L38 OCTAL T1/E1/J1 FRAMER SEPTEMBER 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error
|
Original
|
xrt84l38chn g4 136chn7sa8 357+6tr54016xrt83l38xrt84l38ib7174b8ch low saturation driverc1-168
|
PDF
|
CHN G4 124
Abstract: CHN G4 329
Contextual Info: áç XRT84L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER JULY 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.
|
Original
|
xrt84l38chn g4 124chn g4 329 |
PDF
|
rbs 6201 manual
Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/
|
Original
|
xrt86l38tr54016g-703rbs 6201 manual+9rbs 6201 power consumptionchn 452rbs 6201 specificationchn 710scr pin configuration chn 035rbs 6201 informationsdh 209rbs 6201lop 36 af
|
PDF
|
add 2201
Abstract: l 7135 MOTOROLA MP
Contextual Info: XRT86L34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.2 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L34 contains an integrated DS1/ E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/
|
Original
|
xrt86l34add 2201l 7135motorola mp |
PDF
|
CHN 648
Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn 648chn 542chn 612 diode+7chn 552chn 628chn 522chn 632chn 637chn 621chn 631
|
PDF
|
|
|
chn 924
Abstract: chn 648 equivalent
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38tr54016g-703chn 924+1chn 648 equivalent
|
PDF
|
chn 924
Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38tr54016g-703chn 924+5chn 643144t1chn g4 120chn 648 equivalent1/chn 545
|
PDF
|
CHN G4 141
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn g4 141 |
PDF
|
CHN G4 309
Abstract: 40 serice free DMO 565 R CHN 932
Contextual Info: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
xrt86l38chn g4 30940 serice freedmo 565 r+1chn 932
|
PDF
|
DMO 565 R
Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
Contextual Info: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection
|
Original
|
xrt86vl32dmo 565 rchn 648 equivalentchn 507+7chn 618chn 552ts13scr pin configuration chn 035dmo 265chn 605nb00
|
PDF
|
CHN 932
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34chn 932 |
PDF
|
DMO 565 R
Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34dmo 565 rchn 652chn 933+7chn 539w0104chn 628chn 523chn 648 equivalent3667 ictxrt86l34ib
|
PDF
|
DMO 565 R
Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34dmo 565 rchn 656chn 637+7chn 547chn 549dmo 265chn 922 equivalentchn 632chn 645chn 648 equivalent
|
PDF
|
|
Contextual Info: 1.0 HDSL Systems 1.1 HTU Applications The High-Bit-Rate Digital Subscriber Line HDSL is a simultaneous full-duplex transmission scheme, which uses twisted-pair wire cables as the physical medium to transport signals between standard types of network or subscriber communica
|
OCR Scan
|
n8953adsc |
PDF
|
ST MEET CHN 507
Abstract: CHN 801 diode CHN 507 TRANSISTOR chn 408 MOSFET 818 ln LT10541 typical 2n2222 npn transistors
Contextual Info: r r u t m i TECHNOLOGY 1/ _ LT1054 S w itch ed -C ap a citor Voltage C onverter with Regulator F€ flTU R € S D C S C R IP T IO n • ■ ■ ■ ■ ■ ■ ■ ■ The LT1054 is a monolithic, bipolar, switched-capacitor voltage converter and regulator. The LT1054 provides
|
OCR Scan
|
lt1054100mast meet chn 507chn 801 diode+5chn 507transistor chn 408mosfet 818 lnlt10541typical 2n2222 npn transistors
|
PDF
|