CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Contextual Info: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
6004k12znc-b10zn-b14znc-b19+13znc3-b22znc-k19vxi-11chn 550chn 545chn 710chn 712chn 538chn 431chn 709chn 741chn 738chn 648 equivalent
|
PDF
|
T60H928
Abstract: CHN 652 BA31-00027A w18 SMD BA44-00211A BA41-00639A BA92-04077A Tm61Puz chn l35 BA68-03131A
Contextual Info: - This Document can not be used without Samsung's authorization - 6. Exploded View 1 TOP Assy1 SENS X11 < 6 - 1 > - This Document can not be used without Samsung's authorization - 6. Exploded View 2) TOP Assy2 SENS X11 < 6 - 2 > - This Document can not be used without Samsung's authorization -
|
Original
|
np-x11cv01/chnba81-02443aba64-00019aba81-02448a+16ba81-02445aba81-02446aba81-02452aba81-02451aba81-02460aba61-00004at60h928chn 652ba31-00027aw18 smdba44-00211aba41-00639aba92-04077atm61puzchn l35ba68-03131a
|
PDF
|
CHN 652
Abstract: BA75-01763A EMC6N300 KUBNKM088A Tm61PuzG BCM4401EKFBG Tm61puz 7SZ08 NP-Q35 BA42-00163A
Contextual Info: 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다. This Document can not be used without Samsung’s authorization. 6. MECHANICAL EXPLODED VIEW AND PARTLIST SYSTEM K4001 K0007 K0001 I0003 K0002 K0102 K1001 L1007 K4002
|
Original
|
k4001k0007k0001k0002+16k0102i0003k1001l1007k0201k0101chn 652ba75-01763aemc6n300kubnkm088atm61puzgbcm4401ekfbgtm61puz7sz08np-q35ba42-00163a
|
PDF
|
CHN b42
Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
Contextual Info: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
adsp-21065li-127i-12816-bit+10chn b42chn 743pin of chn 743chn 529chn 524chn 729chn 849chn 616chn 847rym 17-18
|
PDF
|
D4710
Abstract: M01F E853 M6G DATASHEET z421 A616 K4170 5A6Y
Contextual Info: E= 70D056='*A616*9F)18*?)G,*H I>G)D/)=*+JJH !"#$%&' )*+,-*./01232*&456/7)8*916/070:);8 <)1=>%?)@0>567*AB?*C62)=*&=652D011)=2 • <Y#BY#$B(P&%$3(5.#(%$ ■ 0%"5'3.##&%4&5"-6&$.5BY# S(70P610>52 ■ F&#%(4%&1.(5"6$5&#P(%:'$#($789$:3 ■ \&%I$2&5'&T$P"Q&42.Q.'.(5$3Y6#.B6&O.51$]!S!F^
|
Original
|
70d056652d01170p610d4710+7m01fe853m6g datasheetz421a616k41705a6y
|
PDF
|
chn 614
Abstract: D4710 s04999d8e chn 706 z421 A616 Y-625 s 513b
Contextual Info: E= 70D056='*A616*9F)18*?)G,*+ H)/=46='*+II+ !"#$%&' )*+,-*./01232*&456/7)8*916/070:);8 <)1=>%?)@0>567*AB?*C62)=*&=652D011)=2 • <Y#BY#$B(P&%$3(5.#(%$ ■ 0%"5'3.##&%4&5"-6&$.5BY# S(70P610>52 ■ F&#%(4%&1.(5"6$5&#P(%:'$#($789$:3 ■ \&%I$2&5'&T$P"Q&42.Q.'.(5$3Y6#.B6&O.51$]!S!F^
|
Original
|
70d056652d01170p610d4710+84dg98chn 614s04999d8echn 706z421a616y-625s 513b
|
PDF
|
HM-65262C-5
Abstract: c9285
Contextual Info: 4RE » • SôtôMSb DDG1307 SSI ■ H M H S _ _ Ììllll I r T H I MATRA M H S September 1990 "T = - 4 { û - 2 J ï r - C Ô HM 65262 DATASHEET 16 k X 1 VERY LOW POWER CMOS SRAM FEATURES . . . . . . . ACCESS TIME MILITARY/INDUSTRIAL : 70/85 ns max COMMERCIAL : 55/70 ns (max)
|
OCR Scan
|
ddg1307hm65262_16kx1hm-65262c-5+1c9285
|
PDF
|
processor cross reference
Abstract: DATASHEET OF DMA dma controller ADSP-21065 ADSP-21065L CHN 643 CHN 632 CHN 617 CHN 616 CHN 642
Contextual Info: '0$ Figure 6-0. Listing 6-0. Table 6-0. Table 6-0. Direct Memory Access DMA provides a mechanism for transferring an entire block of data. The processor’s on-chip DMA controller relieves the core processor of moving data between internal memory and an external data source or
|
Original
|
adsp-21065lprocessor cross referencedatasheet of dmadma controller+6adsp-21065chn 643chn 632chn 617chn 616chn 642
|
PDF
|
CHN 648
Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn 648chn 542chn 612 diode+7chn 552chn 628chn 522chn 632chn 637chn 621chn 631
|
PDF
|
CHN 612 diode
Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
Contextual Info: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn 612 diodechn 545chn 648+7chn 542chn 519st chn 624chn 507scr pin configuration chn 035chn 522chn 535
|
PDF
|
HMI Software SIMATIC ProTool
Abstract: TD200 display manual book PLC siemens S7-200 TP177B Wiring Diagram s7-200 siemens siemens simatic op17 siemens simatic op7 manual manual repair offline ups 600 va siemens simatic op7 Wiring Diagram s7-300 analog module
Contextual Info: Automation and Drives Human Machine Interface Postfach 4848 90327 NÜRNBERG Germany w w w. s i e m e n s .c o m/ a uto ma t i o n The information provided in this catalog contains descriptions or characteristics of performance which in case of actual use do not always apply as described
|
Original
|
e86060-k4680-a101-b4-7600hmi software simatic protooltd200 displaymanual book plc siemens s7-200+7tp177bwiring diagram s7-200 siemenssiemens simatic op17siemens simatic op7 manualmanual repair offline ups 600 vasiemens simatic op7wiring diagram s7-300 analog module
|
PDF
|
chn 924
Abstract: chn 648 equivalent
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38tr54016g-703chn 924+1chn 648 equivalent
|
PDF
|
chn 924
Abstract: CHN 643 144T1 CHN G4 120 chn 648 equivalent 1/CHN 545
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38tr54016g-703chn 924+5chn 643144t1chn g4 120chn 648 equivalent1/chn 545
|
PDF
|
CHN G4 141
Contextual Info: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection
|
Original
|
xrt86l38chn g4 141 |
PDF
|
|
|
DMO 565 R
Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
Contextual Info: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection
|
Original
|
xrt86vl32dmo 565 rchn 648 equivalentchn 507+7chn 618chn 552ts13scr pin configuration chn 035dmo 265chn 605nb00
|
PDF
|
CHN 932
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34chn 932 |
PDF
|
DMO 565 R
Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34dmo 565 rchn 652chn 933+7chn 539w0104chn 628chn 523chn 648 equivalent3667 ictxrt86l34ib
|
PDF
|
DMO 565 R
Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
Contextual Info: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection
|
Original
|
xrt86l34dmo 565 rchn 656chn 637+7chn 547chn 549dmo 265chn 922 equivalentchn 632chn 645chn 648 equivalent
|
PDF
|
HAI 7203
Abstract: ACT8847 74ACT8847 SN74 multiplier
Contextual Info: TEXAS INSTR LOGIC SSE D 0^1723 GQÖS7G3 7 SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square
|
OCR Scan
|
sn74act884764-bitsn74act883730-ns+740-ns50-nsagt88x7hai 7203act884774act8847sn74 multiplier
|
PDF
|
SN74ACT8847
Abstract: ACT8847 ti 8847
Contextual Info: SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square Root in 14 Cycles
|
OCR Scan
|
sn74act884764-bit30-ns40-ns+450-nsact88x7act8847ti 8847
|
PDF
|
SDH 209
Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
Contextual Info: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
xrt86vl38sdh 209dmo 565 rscr pin configuration chn 035+5chn g4 309telephone schemessa8316dmo 265chn g4 329
|
PDF
|
CPU 1214C
Abstract: 232-4HA30-0XB0 CM 1241 RS232 s7-1200 examples 6ES7 232-4HB30-0XB0 SM1223 214-1AE30-0XB0 S7-1200 User manual PM 1207 Example SIMATIC S7 Programming PID function block
Contextual Info: Siemens AG 2010 SIMATIC S7-1200 4/2 Introduction 4/5 4/5 4/15 4/25 Central processing units CPU 1211C CPU 1212C CPU 1214C 4/35 SIPLUS central processing units 4/41 4/41 4/44 4/46 4/50 4/52 4/57 Digital modules SM 1221 digital input module SB 1221 digital input module
|
Original
|
s7-12001211c1212c1214c+10cpu 1214c232-4ha30-0xb0cm 1241 rs232s7-1200 examples6es7 232-4hb30-0xb0sm1223214-1ae30-0xb0s7-1200 user manualpm 1207example simatic s7 programming pid function block
|
PDF
|
dmo 565 r
Abstract: CHN 522 chn 542 chn 621 CHN 616 CHN 507 chn 638 chn 537 chn 543 CHN 618
Contextual Info: xr XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO SEPTEMBER 2004 REV. P1.0.1 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection
|
Original
|
xrt86vl32dmo 565 rchn 522chn 542+7chn 621chn 616chn 507chn 638chn 537chn 543chn 618
|
PDF
|
rx1a 1244
Abstract: CHN 616 ice 8040 ADSP-21065L h 945 p 4000 CMOS texas instruments 0x200014 F15-F8 PM48 multi timer Chn 835
Contextual Info: ADSP-21065L SHARC DSP User’s Manual Revision 2.0, July 2003 Part Number 82-001833-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
adsp-21065li-127i-12816-bit+9rx1a 1244chn 616ice 8040h 945 p4000 cmos texas instruments0x200014f15-f8pm48 multi timerchn 835
|
PDF
|