|
Contextual Info: PCI 9060SD MAY 1996 VERSION 0.6 PCI Bus Master Interface Chip for Master and Slave Adapters General Description _ Featu res_ • • PCI Specification 2.1 compliant PCI Bus Master Interface supporting master and slave adapters
|
OCR Scan
|
9060sdpci9060sdhflss14 |
PDF
|
c 9050
Abstract: 9060ES 9060SD D100 PCI9060SD PQ-32/9060
Contextual Info: PCI Chips October 29, 1996 Technical Update All users of PCI 9060, 9060ES, 9060SD and 9050 chips should review this document. It contains information that is not in the August 1996 product catalog including:
|
Original
|
9060es9060sdc 9050d100+2pci9060sdpq-32/9060
|
PDF
|
plx 9080
Abstract: PLX Technology pci plx 9080 transistor 9050 9060ES 9060SD
Contextual Info: PLX Technology, Inc. 390 Potrero Avenue Sunnyvale, CA 94086 Tel: 1-800-759-3735 Tel: 1-408-774-9060 Fax: 1-408-774-2169 URL: http://www.plxtech.com August 1996 Data Sheets Contents PCI 9060 PCI 9060ES PCI 9060SD PCI 9050 PCI 9080 EQ 6600 Copyright 1996, PLX Technology, Inc.
|
Original
|
9060es9060sdplx 9080plx technology+2pci plx 9080transistor 9050
|
PDF
|
6SS4
Abstract: LA 7681 LA01 9060SD I960CX PCI9060SD Pgti
Contextual Info: T E C H N D L U PCI 9060SD E Y A November 1995 PRELIMINARY VERSION 0.5 PCI Bus Master Interface Chip for Master and Slave Adapters General Description_ Featu res_ • • PCI Specification 2.1 compliant PCI Bus Master Interface supporting master and
|
OCR Scan
|
9060sd80960sxpci9060sd6ss4+4la 7681la01i960cxpgti
|
PDF
|
93CS56
Abstract: 10B5 9060ES 9060SD 93C06 NM93CS06 NM93CS46 FF000000
Contextual Info: EEPROM Load Instructions for PCI 9060, PCI 9060ES, PCI 9060SD July 11, 1996 These Instructions apply to the PCI 9060, 9060ES and 9060SD SHORT EEPROM LOAD The following registers are loaded from EEPROM after reset is de-asserted if the SHORT# pin is low. The bits are organized such that the most significant bit of each 32-bit word is stored first in EEPROM. The first
|
Original
|
9060es9060sd32-bitnm93cs06+593c0693cs5610b5nm93cs46ff000000
|
PDF
|
817cx
Abstract: PCI9060SD
Contextual Info: PCI 9060SD Data Sheet Version 1.0 April 17, 1997 Website: http://www.plxtech.com Email: apps@plxtech.com Phone: 408-774-9060 FAX: 408-774-2169 PCI 9060SD TABLE OF CONTENTS TABLE OF CONTENTS 1. GENERAL DESCRIPTION .1
|
Original
|
9060sd9060sd-sil-er-p0-1817cxpci9060sd |
PDF
|
iso 4903
Abstract: 9060SD I960CX PCI9060SD
Contextual Info: PCI 9060SD T E C H N D L Q B Y MAY 1996 VERSION 0.6 PCI Bus Master Interface Chip for Master and Slave Adapters Feat u res_ General Description _ • • PCI Specification 2.1 compliant PCI Bus Master Interface supporting master and
|
OCR Scan
|
g-w50r--coopci9060sd9060sdiso 4903+1i960cx
|
PDF
|
817cx
Abstract: 9060SD i960 Cx Processor
Contextual Info: PCI 9060SD Data Sheet Version 1.0 April 17, 1997 Website: http://www.plxtech.com Email: apps@plxtech.com Phone: 408-774-9060 FAX: 408-774-2169 PCI 9060SD TABLE OF CONTENTS TABLE OF CONTENTS 1. GENERAL DESCRIPTION .1
|
Original
|
9060sd100ns200ns300ns+3400ns817cxi960 cx processor
|
PDF
|
PCI9060SD
Abstract: 9060ES 9060SD
Contextual Info: Confidential PCI 9060SD Technical Update March 11, 1997 A. Product Status Product PCI 9060SD Revision PCI 9060SD Rev. 1A Description Current Production Samples Oct. 96 Production Dec ’96 B. Documentation Status Document Data Sheet Revision Version 0.6 Description
|
Original
|
9060sd9060sd-1a9060espci9060sd |
PDF
|
doorbell application
Abstract: 9060SD I960CX PCI9060SD
Contextual Info: PCI 9060SD MAY 1996 PCI Bus Master Interface Chip for VERSION 0.6 Master and Slave Adapters _ _ _ Features_ • • • • • • • • • PCI Specification 2.1 compliant
|
Original
|
9060sdpci9060sdi960sxdoorbell application+1i960cx
|
PDF
|
93CS56
Abstract: EEPROM E 32.0000 C 9060SD 93C06 NM93CS06 NM93CS46 10B5 9060ES 93CS56 14 pin
Contextual Info: Go to next Section: Programming Flowchart Return to Table of Contents EEPROM Load Instructions for PCI 9060, PCI 9060ES, PCI 9060SD July 11, 1996 These Instructions apply to the PCI 9060, 9060ES and 9060SD SHORT EEPROM LOAD The following registers are loaded from EEPROM after reset is de-asserted if the SHORT# pin is low.
|
Original
|
9060es9060sd32-bitnm93cs06+793c0693cs56eeprome 32.0000 cnm93cs4610b593cs56 14 pin
|
PDF
|
|
Contextual Info: PCI 9060SD T E C H N □ L □ EY November 1995 PRELIMINARY VERSION 0.5 PCI Bus Master Interface Chip for Master and Slave Adapters General Description_ Featu res_ • • PCI Specification 2.1 compliant PCI Bus Master Interface supporting master and
|
OCR Scan
|
9060sdpci9060sd |
PDF
|
PCI9060SD
Abstract: doorbell application 9060SD I960CX i960 Cx Processor
Contextual Info: PCI 9060SD MAY 1996 PCI Bus Master Interface Chip for VERSION 0.6 Master and Slave Adapters _ _ _ Features_ • • • • • • • • • PCI Specification 2.1 compliant
|
Original
|
9060sdi960sxpci9060sdpci9060+3doorbell applicationi960cxi960 cx processor
|
PDF
|
9060SD
Contextual Info: PCI 9060SD Data Sheet Version 1.0 April 17, 1997 Website: http://www.plxtech.com Email: apps@plxtech.com Phone: 408-774-9060 FAX: 408-774-2169 PCI 9060SD TABLE OF CONTENTS TABLE OF CONTENTS 1. GENERAL DESCRIPTION .1
|
Original
|
9060sd |
PDF
|
|
|
|
Contextual Info: PCI 9080 Data Book Version 1.06 January 2000 Website: http://www.plxtech.com Email: apps@plxtech.com Phone: 408 774-9060 800 759-3735 Fax: 408 774-2169 2000 PLX Technology, Inc. All rights reserved. PLX Technology, Inc. retains the right to make changes to this product at any time, without notice. Products may have
|
Original
|
9080-sil-db-p1-19080-sil-er-p0-1 |
PDF
|
verilog code for pci
Abstract: pci schematics pci master verilog code verilog code for pci to pci bridge pci to pci bridge verilog code uart verilog code v830 verilog code for dma controller pci9080 verilog code for implementation of eeprom
Contextual Info: PCI 9080/V830 AN NEC V830 to PCI bus Application October 1, 1997 Version 1.0 Note Features _ • • • Complete Application Note for designing a PCI adapter or embedded system based on the NEC V830 processor including: • Detailed Design Description
|
Original
|
9080/v830v830-based9060es9060sd+10verilog code for pcipci schematicspci master verilog codeverilog code for pci to pci bridgepci to pci bridge verilog codeuart verilog codev830verilog code for dma controllerpci9080verilog code for implementation of eeprom
|
PDF
|
PQ-32/9060
Contextual Info: PCI9080 l20 bmpatibleFCI BusMast# I/O Activator Chip Features Flexible l20 Connection to the PCI Bus • PC I V ersion 2 1 com p l a n t BusM a s te r interfaae chip fo r ad a p te rs a n d an b ed d e d system s F o r a d d -in c a rd a n d a n b e d d e d sy stan d esig n ers a n d in te g ra to rs alike, th e m is -
|
OCR Scan
|
pci9080208-pinpq-32/9060 |
PDF
|
9060ES
Abstract: 9060SD 93CS56 14 pin M 90802
Contextual Info: PCI 9080 Data Sheet Version 1.04 January 26, 1998 Website: http://www.plxtech.com Email: apps@plxtech.com Phone: 408-774-9060 FAX: 408-774-2169 x PCI 9080 TABLE OF CONTENTS TABLE OF CONTENTS 1. GENERAL DESCRIPTION .1
|
Original
|
100ns150ns200ns250ns+49060es9060sd93cs56 14 pinm 90802
|
PDF
|
nec V830 spec
Abstract: GLOBAL NAVIGATION 3000 9080 intel 8008 pci9080 V830 9060ES 9060SD U301 V810
Contextual Info: PCI 9080/V830 AN NEC V830 to PCI bus Application October 1, 1997 Version 1.0 Note Features _ • • • Complete Application Note for designing a PCI adapter or embedded system based on the NEC V830 processor including: • Detailed Design Description
|
Original
|
9080/v830v830-basedcpuy830/readyo9080+11/ready830nec v830 specglobal navigation 30009080intel 8008pci9080v8309060es9060sdu301v810
|
PDF
|
9060SD
Abstract: EMM386 I960 0x10b5 PLXMON95
Contextual Info: PLXMon User ’s Guide Version 1.0 January 31, 1997 Product Sales: 1- 800 -759-3735 Fax: 1- 408-774-2169 Email: info@plxtech.com Web and FTP Site: //www.plxtech.com PLXMon User’s Guide Page i Table of Contents Table of Contents
|
Original
|
plxmon-m-0019060sdemm386i960+20x10b5plxmon95
|
PDF
|
pci9080
Abstract: PQ-32/9060 9060ES 9060SD 93C46 93CS46 47k ohm resistor Motorola 68040
Contextual Info: PCI 9060 Frequently Asked Questions The PCI 9060 FAQ details the most frequently asked questions about this PCI product. The information is divided into five categories: Direct Slave Access, Direct Master Access, DMA, Configuration Cycles, and Miscellaneous to reflect the major functionality of the device. The
|
Original
|
pci9080pq-32/90609060es9060sd+493c4693cs4647k ohm resistormotorola 68040
|
PDF
|
9080
Abstract: 9060ES 9060SD
Contextual Info: PCI 9080 Data Sheet Version 1.02 July 24, 1997 Website: http://www.plxtech.com Email: apps@plxtech.com Phone: 408-774-9060 FAX: 408-774-2169 PCI 9080 TABLE OF CONTENTS TABLE OF CONTENTS 1. GENERAL DESCRIPTION .1
|
Original
|
100ns150ns200ns250ns+390809060es9060sd
|
PDF
|
design of dma controller using vhdl
Abstract: GT-64111 E1 TO Ethernet-MAC using vhdl 4321 display CMOS DIGITAL CAMERA 640x480 colour tv kit circuit diagram E1 PCM encoder Ethernet-MAC E1 using vhdl GALILEO TECHNOLOGY interface of rs232 to UART in VHDL
Contextual Info: IDT Support Components Support Components Section 8 189 Support Components Galileo Technology, Inc. GT-64010A: System Controller with PCI Interface for RC4650/4700/5000/64475 CPUs Features Description ◆ Integrated system controller with 32-bit PCI bus interface
|
Original
|
gt-64010arc4650/4700/5000/6447532-bit50mhz+15256kb512kbgt64012512mbyte64-bitdesign of dma controller using vhdlgt-64111e1 to ethernet-mac using vhdl4321 displaycmos digital camera 640x480colour tv kit circuit diagrame1 pcm encoderethernet-mac e1 using vhdlgalileo technologyinterface of rs232 to uart in vhdl
|
PDF
|
eeprom d4x
Abstract: pci9080 9080 10B5 80960C 9060ES 9060SD 93CS46 93CS56 NM93C46
Contextual Info: PCI 9080 T E C H N O L O G Y PCI I/O ACCELERATOR l20 COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS SEPTEMBER 1 ,1 9 9 8 VERSION 1.05 FEATURES PCI <=> Local Data transfers up to 132 MB/sec • PCI Specification 2.1 v2.1 compliant Bus Master
|
OCR Scan
|
208-pin32-bit16-bit100ns+13150ns200ns250nseeprom d4xpci9080908010b580960c9060es9060sd93cs4693cs56nm93c46
|
PDF
|