7C604 Search Results

CY7C601

Abstract: CY7C600 7C600 CY7C157A
Contextual Info: • - ^ SEMICONDUCTOR Introduction to RISC and com piler design. A t each step, com puter architects must ask: to what extent does a feature improve o r degrade perform ance and is it w orth the cost of im plem entation? Each additional feature, no m atter how useful it is in an isolated instance, makes all others p er­

Contextual Info: Data Sheet February 1992 ATT7C157 m A T& T Microelectronics High-Speed CMOS Cache SRAM 256 Kbit 16K x 16 RISC-Based, Self-Timed, Latched Data I/O Features High speed — 15 ns maximum access time TTL compatible inputs and outputs Easy interface with SPARC' RISC architecture

CY7C601

Contextual Info: " ^ ^ 5 jF 7C604A _ - _ - . - - - • - Cache Controller and Memory Management Unit CYPRESS — SEMICONDUCTOR Features • Fully conforms to the SPARC Reference Memory M anagement Unit M M U Architecture • Hardware table walk Description

TAG scr Selection Guide

Abstract: CY7C604
Contextual Info: CYPRESS SEMICONDUCTOR 4bE D m asa^bbs 0007475 1 ^ 5 3 - - 3 3 - a .S T CYPRESS SEMICONDUCTOR • Fully conforms to the SPARC Refer­ ence Memory Management Unit MMU Architecture • Support for virtual memory • Supports context snitching — 4096 contexts for TLB entries

ci 7495

Abstract: capacitor 107 16k 7C602 ATT7C157M-20 att cache
Contextual Info: HAR . ja;* Data Sheet February 1992 ATT7C157 m A T& T M icroelectronics High-Speed CMOS Cache SRAM 256 Kbit 16K x 16 RISC-Based, Self-Timed, Latched Data I/O Features High speed — 15 ns maximum access time TTL compatible inputs and outputs Easy interface with SPARC* RISC architecture

Cy7C601

Abstract: D6336 7C605
Contextual Info: CY7C605A r ^ p p rc c SEMICONDUCTOR Features • M ultiprocessing support • Pin-compatible with 7C604A • Cache coherency protocol modeled af­ ter IEEE Futurebus • Separate virtual and physical cache tag memories — Each cache tag memory holds 2048

JTAG MIPS

Abstract: Cy7C601 cy7c602 6001K 7C601 CY7C604
Contextual Info: r PRELIM INARY CYPRESS SEMICONDUCTOR CYM6001K = SPARCore CPU Module Features • Available at 2 5 ,33, and 40 MHz Functional Description • Complete SPARC® CPU solution, includingcache • Each SPARCore module features: — SPARC integer and floating-point

CY7C601

Abstract: cccv
Contextual Info: CY7C601A r ^ y p p r c c • — 32-Bit RISC Processor SEMICONDUCTOR — R egisters can be u sed a s e ight w in­ dows o f 24 registers each for low pro ced u re overhead Features • Reduced In stru c tio n Set C om puter R ISC A rchitecture — Sim ple fo rm at in stru ctio n s

Contextual Info: Dats Sheet January 1992 ATT7C157 - ATo.T - — M lo il Microelectronics High-Speed CMOS Cache SRAM 256 Kbit 16K x 16 RISC-Based, Self-Timed, Latched Data I/O Features • High-speed— 15 ns maximum access time ■ TTL compatible inputs and outputs ■ Advanced CMOS technology