35HM Search Results

74151

Abstract: 74151 pin connection C3406 74151 PIN DIAGRAM 74151 waveform counter schematic diagram 74161 programmer EPLD 22v10 5192JM 74151 multiplexer
Contextual Info: 1CY 7C34 0 fax id: 6100 EPL D Family CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDS Features tion of innovative architecture and state-of-the-art process, the MAX EPLDs offer LSI density without sacrificing speed. • Erasable, user-configurable CMOS EPLDs capable of

31-oq

Abstract: 7C342-25 CY7C342-35HMB 7C342-35 CY7C342 CY7C342B OQ11
Contextual Info: CY7C342 CY7C342B rif CYPRESS 128-Macrocell M AX EPLD Features Functional Description • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional I/O pins • Programmable interconnect array • 0.8-micron double-metal CMOS EPROM technology CY7C342

84-PIN

Abstract: CY7C341B
Contextual Info: CY7C341B y CYPRESS Features • 192 macrocells in 12 LABs • 8 dedicated inputs, 64 bidirectional I/O pin • Advanced 0.65-micron CMOS technology to increase performance • Programmable interconnect array • 384 expander product terms • Available in 84-pin HLCC, PLCC, and

K12J

Abstract: 100-PIN CY7C346 CY7C346B f 7400
Contextual Info: CY7C346 CY7C346B 5T CYPRESS 128-Macrocell MAX EPLDs Features Functional Description • 128 macrocells in 8 LABs • 20 dedicated inputs, up to 64 bidirec­ tional I/O pins • Programmable interconnect array • 0.8-micron double-metal CMOS EPROM technology CY7C346

C3402

Abstract: 74151 5128LC-1 74151 PIN DIAGRAM 5128LC-2 74151 8 to 1 74151 pin connection function of 74151 22V10-10C CY7C340
Contextual Info: EPLD CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDs Features • Erasable, user-configurable CMOS EPLDs capable of implementing high-density custom logic functions • 0.8-micron double-metal CMOS EPROM technology CY7C34X • Advanced 0.65-micron CMOS technology to increase

Contextual Info: 10 0.5 N- 0 .7 9 *0 .0 5 ±0.05 0 .7 9 ±0.05 0.5 ±0.05 (PITCH □3 7 Tfim 0 .3 ±0.05 CONNECTOR POSITION (B ) USA 0 .2 5 1 CIRCUIT N0.1 0.15 [0 5 ] (P IT C H )" 1 0 0 0 | 0 0 0 0 1l llll llll ifll ill ini ini ini ini i n -i— 0 .3 ±0.05 I—

cy7C344

Abstract: C3M11
Contextual Info: / 9 / I J/ 3 1 Revision: Friday, Apni IS, 1934 CY7C344 f ß CYPRESS i 32-Macrocell MAX FPT P Features Functional Description • High-performance, higfa-deiislty re­ placement for TTL, 74HC, and cus­ tom logic Available in a 28-pin 300-mil DIP or •win­

CY7C276-25JC

Abstract: CY7C276 C2768 tCKA
Contextual Info: CY7C276 CYPRESS SEMICONDUCTOR Features • 0.8-micron CMOS for optimum speed/ power • High speed for commercial and military — 25-ns access time • • • • 16-bit-wide words Three programmable chip selects Programmable output enable 44-pin PLCC and 44-pin LCC

54HM

Abstract: pdt 508
Contextual Info: GO TO TABLE OF CONTENTS E Series Module HM Series E61 5.0 amp E62 10.1 amp E63 0.1 amp Subminiature Modules Features • 3 current ratings ■ Various actuator styles available upon request ■ 4 terminal types ■ 3 contact arrangements ■ Long life coil spring

342-35HM

Contextual Info: CY7C342 CYPRESS SEMICONDUCTOR Features 128-Macrocell MAX EPLDs M A X architecture is 100% u ser configur­ able, allowing the devices to accom m o­ d a te a variety o f in d ependent logic func­ tions. • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional

C3424

Abstract: 68-PIN 7C342-30 7C342-35 CY7C342 CY7C342B C3422 CY7C342-30HC CY7C342B-30RMB 30RM
Contextual Info: CY7C342 CY7C342B CYPRESS 128-Macrocell MAX EPLD Features Functional Description • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional I/O pins • Programmable interconnect array • 0.8-micron double-metal CMOS EPROM technology CY7C342

TAC01

Contextual Info: CY7C343 CYPRESS SEMICONDUCTOR 64-Macrocell MAX EPLD F eatures F unctional D escription • 64 MAX macrocells in 4 LABs The CY7C343 is a high-performance, high-density erasable programmable logic device, available in 44-pin PLCC and HLCC packages. The CY7C343 contains 64 highly flexible

3-8 10 ma 5vdc 1E4 T125

Abstract: T125/55 250v ac 16a T100/55 250VAC 16A T100/55 Self-locking Type Square Button Switch 6 pin T125/55 KL SN 102 94v 250VAC 16A T100/55 led power switch rc 1e4 t125 ENEC SR T85
Contextual Info: MASTER CATALOG Switches QUALITY IN A Global Marketplace Cherry has been the leader in switch innovation since its Cherry Locations Worldwide inception in 1953. To better serve our customers in today’s The Cherry Corporation Pleasant Prairie, Wisconsin, USA

Contextual Info: r\>,n> o i o> oui U 1.0 REVISED E CN O : J2011-0507 mD R W N :S HIR A T A 2010/10/12 C H 'K D :K TA K A H A S H I 2010/10/12 A P P R :K M O R IK A W A 2010/10/13 > o > o > cx > TOP' zx po O on " X □» (X ex ox pH mX DESCRIPTION > o mL on ; X on ml X 02

Contextual Info: CY27H512 PRELIMINARY ^ /C Y P R E S S 64K X Features • CMOS for optimum speed/power • High speed — t.4A = 25 ns max. commercial — t^A — 35 ns max. (military) • Low power — 275 mW max. — Less than 85 mW when deselected • Byte-wide memory organization

Contextual Info: '0 CYPRESS Features • 192 m acrocells in 12 L A B s • 8 dedicated inputs, 64 bidirectional I/O pin • Advanced 0.65-micron CMOS technology to increase performance • Programmable interconnect array • 384 expander product terms • Available in 84-pin HLCC, PLCC, and

Contextual Info: CY7C342 CY7C342B CYPRESS SEMICONDUCTOR & 128-Macrocell M A X EPLDs Features Functional Description • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional I/O pins • Programmable interconnect array • Available in 68-pin HLCC, PLCC, PGA, and Flatpack

CY7C342

Contextual Info: CY7C342 CYPRESS SEMICONDUCTOR 128-Macrocell MAX EPLDs The speed and density of the CY7C342 allows it to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips. With greater than 25 times the

84-PIN

Abstract: CY7C341 CY7C341B
Contextual Info: CY7C341B ir CYPRESS . Features • 192 macrocells in 12 LABs • 8 dedicated inputs, 64 bidirectional I/O pin • Advanced 0.65-micron CMOS technology to increase performance • Programmable interconnect array • 384 expander product terms • Available in 84-pin HLCC, PLCC, and

74HC

Abstract: 7C344 CY7C344 CY7C344B 20C02 DD131
Contextual Info: CY7C344 CY7C344B *0 CYPRESS 32-Macrocell MAX EPLD Features Functional Description • High-performance, high-density re­ placement for TTL, 74HC, and cus­ tom logic • 32 macrocells, 64 expander product terms in one LAB • 8 dedicated inputs, 16 I/O pins

Contextual Info: CY7C340 EPLD Family 0 CYPRESS Multiple Array Matrix High-Density EPLDs — VHDL simulation ViewSim Features • Erasable, user-configurable CMOS EPLDs capable o f implementing highdensity custom logic functions • 0.8-micron double-metal CMOS EPROM technology (CY7C34X)

Contextual Info: K? PRELIMINARY ? Js CYPRESS SEMICONDUCTOR = 192-Macrocell MAX EPLD software or by the model shown in Features Logic Array Blocks • 192 macrocells in 12 LABs • 8 dedicated inputs, 64 bidirectional I/O pins • Programmable interconnect array • 384 expander product terms

Contextual Info: CYPRESS SEMICONDUCTOR b5E D • SSa^bbS QOlDMbM 27S ■ CYP CY7C341 CY7C341B =- '* ^ 5 = = SEMCONDUCTOR 192-Macrocell MAX EPLD Features Logic Array Blocks • 192 m acrocells in 12 LAlis • 8 dedicated inputs, 64 bidirectional I/O pins • Programmable interconnect array

Contextual Info: ¿/iiuiu. luööutiy, rwufucuy io, Revision: August 18,1994 ^ CYPRESS CY27H010 128K X 8 High-Speed CMOS EPROM Features Functional Description • CMOS for optimum speed/power • Highspeed — tAA = 25 ns max. commercial — *a a = 35 ns max. (military)