3S400
Abstract: 3S200 visionprobe 2V250 V600 3S50 3S400 ibis DIAB ISE BASEX MXE
Contextual Info: Devices Design Entry Embedded System Design Synthesis Feature ISE WebPACK ISE BaseX ISE Foundation ISE Alliance Virtex Series Virtex-E: V50E -V300E Virtex-II: 2V40 - 2V250 Virtex-II Pro: 2VP2 Virtex: V50 - V600 Virtex-E: V50E - V600E Virtex-II: 2V40 - 2V500
|
Original
|
-v300e2v250v600e2v500+10xc2s400exc2s600e3s2003s400visionprobev6003s503s400 ibisdiabise basex mxe
|
PDF
|
6SLX25-2
Abstract: 3s1000-5 SPARTAN-6 image processing 3S100 DSP48A DSP48E 6SLX25 "motion jpeg" dcm verilog code
Contextual Info: Baseline ISO/IEC 10918-1 JPEG Compliance Programmable Huffman Tables two DC, two AC and JPEG-D Programmable quantization tables (four) Baseline JPEG Decoder Core Up to four color components (optionally extendable to 255 components) Supports all possible scan configurations and all JPEG formats
|
Original
|
1920x11526slx25-23s1000-5spartan-6 image processing+63s100dsp48adsp48e6slx25motion jpegdcm verilog code
|
PDF
|
3S1000FG456-4C
Abstract: PCI64 vhdl code for 8 bit parity generator vhdl code for parity checker 2-S200
Contextual Info: LogiCORE PCI64 Interface v3.0 DS205 April 14, 2003 Introduction LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec. Features •
|
Original
|
pci64ds20564-bit32-bit+664/32-bitpci64/333s1000fg456-4cvhdl code for 8 bit parity generatorvhdl code for parity checker2-s200
|
PDF
|
SMD fuse P110
Abstract: 74c914 transistor b733 transistor SMD p113 EPSON C691 MAIN npn transistor smd w19 smd diode c539 transistor b771 transistor c1015 transistor c1008 011
Contextual Info: 4 3 Figure 1: 2 1 ML300 CPU Table 1: ML300 CPU Virtex-II Pro Based Virtex-II Pro Based Block Diagram Table of Contents D D Infiniband HSSCD2 Dual Gig-E Fiber (Quad) Serial ATA (Dual) Sheet 1: Sheet 2: Sheet 3: Sheet 4: Sheet 5: Sheet 6: Sheet 7: Sheet 8:
|
Original
|
ml300rp326rp324rp340+11rp341smd fuse p11074c914transistor b733transistor smd p113epson c691 mainnpn transistor smd w19smd diode c539transistor b771transistor c1015transistor c1008 011
|
PDF
|
XC4VLX25-FF668-10C
Abstract: XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C
Contextual Info: Initiator/Target v5 & v6 for PCI-X DS208 April 24, 2009 Product Specification v5.166 & v6.8 Features Core Facts v6 PCI64/33 Mode Only • Fully verified design tested with Xilinx proprietary test bench and hardware LUTs 1748 1469 2310 1868 Slice Flip Flops
|
Original
|
ds208pci64/33xc4vlx25-ff668-10cxc5vlx50tff1136+8xc5vlx110t-ff1136xc5vlx50t-ff1136xc5vsx95tff1136xc5vlx110tff1136xc5vlx110-ff1153xc5vfx70tff1136xc4vlx25-ff668xc5vfx70t-ff1136-1c
|
PDF
|
2S100PQ208
Abstract: 2S200EPQ208-6C 2S50PQ208-5C 2S50PQ208 PCI32 PCI64 2S100EPQ208-6C 2S50PQ208-5 2S100PQ208-5C 2s200pq208-5
Contextual Info: LogiCORE PCI32 Interface v3.0 DS 206 v1.2 July 19, 2002 Introduction Data Sheet, v3.0.100 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized, fully PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.
|
Original
|
pci32pci6464/32-bitdo-di-pci32-sp+9do-di-pci32-ip2s100pq2082s200epq208-6c2s50pq208-5c2s50pq2082s100epq208-6c2s50pq208-52s100pq208-5c2s200pq208-5
|
PDF
|
4x4 unsigned multiplier VERILOG coding
Abstract: vhdl code for lvds driver 32x32 multiplier verilog code MULT18X18 12v relay interface with cpld in vhdl verilog/verilog code for lvds driver 80C31 instruction set vhdl code for 18x18 unSIGNED MULTIPLIER vhdl pulse interval encoder book national semiconductor
Contextual Info: R Chapter 2 Design Considerations Summary This chapter covers the following topics: • • • • • • • • • • • • • • • • • Rocket I/O Transceiver Processor Block Global Clock Networks Digital Clock Managers DCMs Block SelectRAM Memory
|
Original
|
ug0124x4 unsigned multiplier verilog codingvhdl code for lvds driver32x32 multiplier verilog code+7mult18x1812v relay interface with cpld in vhdlverilog/verilog code for lvds driver80c31 instruction setvhdl code for 18x18 unsigned multipliervhdl pulse interval encoderbook national semiconductor
|
PDF
|
AB38R
Abstract: tag l9 225 400 XC2VP20 XC2VP50
Contextual Info: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.0 June 13, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-performance Platform FPGA solution including - Up to twenty-four Rocket I/O™ embedded multi-gigabit transceiver blocks (based on
|
Original
|
ds083-118-bitand255-7778ds083-4+4ab38rtag l9 225 400xc2vp20xc2vp50
|
PDF
|
xc2vp1257
Abstract: 2VP125 XC2VP70 FF1704 FG456 2vp12 XC2VP50
Contextual Info: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.2 September 27, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four Rocket I/O™ embedded
|
Original
|
ds083-118-bitxc2vp30ff1152+7ds083-4xc2vp12572vp125xc2vp70 ff1704fg4562vp12xc2vp50
|
PDF
|
wishbone
Abstract: genesys virtex 5
Contextual Info: Compliant with PCI Express Base Specification 1.1 CPXP-EP PCI Express Endpoint Controller Core with SoC Bridge Extensions for AHB, AXI and Wishbone Implements a PCI Express endpoint controller that is compliant with PCI Express Base specification 1.1, including the Transaction, Data Link, and Physical protocol layers. It
|
Original
|
250mb/swishbonegenesys virtex 5 |
PDF
|
verilog code for 32 bit AES encryption
Abstract: SP800-38A FIPS-197 3S1600E
Contextual Info: Conforms to the Advanced En- cryption Standard AES standard (FIPS PUB 197) AES-P Single module efficiently inte- Programmable AES Encrypt/Decrypt Core Run-time programmable for: grates multiple AES functions and modes − Encryption or Decryption
|
Original
|
fips-197128-bit192-bit256-bit+3verilog code for 32 bit aes encryptionsp800-38a3s1600e
|
PDF
|
open LVDS deserialization IP
Abstract: DS243 crc verilog code 16 bit RAPIDIO
Contextual Info: RapidIO 8-bit Port Physical Layer v3.0.2 DS243 February 10, 2005 Product Specification Introduction LogiCORE Facts The LogiCORE RapidIO Physical Layer Interface, a fixed-netlist solution for the RapidIO interconnect, is a pre-implemented and fully tested module for Xilinx
|
Original
|
ds2432v1000ff896-42v2000ff896-42vp7ff896-5+42vp20f896modulesopen lvds deserialization ipcrc verilog code 16 bitrapidio
|
PDF
|
Virtex-6 reflow
Abstract: WS609 xc3s3400a xcv400e-b UG116 XCS20XL pqg208 UG-116 XC1702L XCE4VSX25 xc3s500e fg320
Contextual Info: Device Reliability Report First Quarter 2010 UG116 v5.9 May 4, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, p∅ost, or transmit the
|
Original
|
ug116611gufgg676ffg1152+9virtex-6 reflowws609xc3s3400axcv400e-bxcs20xl pqg208ug-116xc1702lxce4vsx25xc3s500e fg320
|
PDF
|
vhdl code for DES algorithm
Abstract: XAPP921c FLOATING POINT PROCESSOR TMSC6000 pulse compression radar fir filter matlab code LMS adaptive filter simulink model verilog code for lms adaptive equalizer for audio LMS simulink 3SD1800A XILINX vhdl code REED SOLOMON encoder decoder fir filter with lms algorithm in vhdl code
Contextual Info: XtremeDSP Solutions Selection Guide June 2008 Introduction Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35
|
Original
|
vhdl code for des algorithmxapp921cfloating point processor tmsc6000pulse compression radar fir filter matlab code+6lms adaptive filter simulink modelverilog code for lms adaptive equalizer for audiolms simulink3sd1800axilinx vhdl code reed solomon encoder decoderfir filter with lms algorithm in vhdl code
|
PDF
|
|
|
2VP7FG456
Abstract: 2VP7-FG456 XAPP909 virtex memec 0x4000FFFF mch marking code 2VP7
Contextual Info: Application Note: Embedded Processing R XAPP909 v1.3 June 5, 2007 Abstract Reference System: MCH OPB SDRAM with OPB Central DMA Author: James Lucero This application note demonstrates the use of the Multi-CHannel (MCH) On-Chip Peripheral Bus (OPB) Synchronous DRAM (SDRAM) controller in a MicroBlaze processor system. The
|
Original
|
xapp9092vp7fg456ug081ds492+6com/bvdocs/appnotes/xapp9092vp7-fg456virtex memec0x4000ffffmch marking code2vp7
|
PDF
|
apple ipad schematic drawing
Abstract: xpower inverter 3000 plus apple ipad 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic 8051 code assembler for data encryption standard XC2VP2-FG256 vhdl code for FFT 32 point Rayovac 357 apple ipad battery charge controller
Contextual Info: Virtex-II Pro and Virtex-II Pro X FPGA User Guide UG012 v4.2 5 November 2007 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug012apple ipad schematic drawingxpower inverter 3000 plusapple ipad+78 bit alu in vhdl mini project reportapple ipad 2 circuit schematic8051 code assembler for data encryption standardxc2vp2-fg256vhdl code for fft 32 pointrayovac 357apple ipad battery charge controller
|
PDF
|
2VP20
Abstract: 2VP70 2VP30 2vp40 DS083 PPC405 XAPP755 powerpc 405 CPMC405CLOCK 2VP100
Contextual Info: Application Note: Virtex-II Pro Family PowerPC 405 Clock Macro for -7 C and -6(I) Speed Grade Dual-Processor Devices R XAPP755 (v1.2) February 8, 2006 Summary Author: Kraig Lund The embedded PowerPC 405 processor blocks in Virtex-II Pro™ devices with -7 speed
|
Original
|
xapp755xc2vp1002vp202vp70+72vp302vp40ds083ppc405powerpc 405cpmc405clock2vp100
|
PDF
|
XCV100 TQ144
Abstract: XCS20XL pqg208 XC3S700AN FGG484 WS609 x2 type ac capacitor UG-116 xc3s200an pqg208 SPARTAN-3 XC3S400 PQ208 XC3S200 RELIABILITY REPORT UG116
Contextual Info: Device Reliability Report First Quarter 2009 [optional] UG116 v5.5 June 15, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug116611gufgg676ffg1152+9xcv100 tq144xcs20xl pqg208xc3s700an fgg484ws609x2 type ac capacitorug-116xc3s200an pqg208spartan-3 xc3s400 pq208xc3s200 reliability report
|
PDF
|
PCI64
Abstract: verilog hdl code for parity generator
Contextual Info: LogiCORE PCI64 Interface v3.0 DS 205 v1.2 July 19, 2002 Introduction Data Sheet, v3.0.100 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.
|
Original
|
pci6464/32-bitdo-di-pci64-ip64-bit+1verilog hdl code for parity generator
|
PDF
|
transistor 6c x
Abstract: XC2V1000FG XC2VP20FF1152-6C
Contextual Info: LogiCORE PCI-X Interface v5.0 DS 208 November 11, 2004 Product Specification v5.0.87 Features LogiCORE Facts PCI-X64/66 with PCI64/33 Resource Utilization 1 • Fully PCI-X 2.0 Mode1 compliant core, 64-bit, 133/66 MHz interface with 3.3 V operation • PCI v3.0-compliant core up to 33 MHz
|
Original
|
pci-x64/66pci64/3364-bitxc2vp30+4xc2vp50transistor 6c xxc2v1000fgxc2vp20ff1152-6c
|
PDF
|
LCD MODULE optrex 323 1585
Abstract: cy 1602 16x2 LCD Display Module AB38R IBM powerpc 405gp af15 doc hf ne BT 342 project 78200C 240331 RTL 8188 WL245
Contextual Info: Virtex-II Pro Platform FPGA Developer’s Kit March 2002 Release R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.
|
Original
|
xc2064xc3090xc4005xc5210+10lcd module optrex 323 1585cy 1602 16x2 lcd display moduleab38ribm powerpc 405gpaf15 doc hf nebt 342 project78200c240331rtl 8188wl245
|
PDF
|
XC2VP4
Abstract: 2VP4-FG456 A 103 TRANSISTOR pinout 2VP20 FG256 BF957
Contextual Info: R Chapter 4 PCB Design Considerations Summary This chapter covers the following topics: • • • • • • • • • • Pinout Information Pinout Diagrams Package Specifications Flip-Chip Packages Thermal Data Printed Circuit Board Considerations Board Routability Guidelines
|
Original
|
fg256fg456ff672ff896+8ff1152ff1517bf957ug012xc2vp42vp4-fg456a 103 transistor pinout2vp20
|
PDF
|
gigabyte 845 crb
Abstract: msi G31 crb AB38R EA27 RAMB16 PPC405D5 A13-C12 Equivalence transistor bc 398 TRANSISTOR MARKING YB 826 RISCwatch
Contextual Info: Virtex-II Pro Platform FPGA Documentation • • • • Advance Product Specification PPC405 User Manual PPC405 Processor Block Manual Rocket I/O™ Transceiver User Guide March 2002 Release R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc.
|
Original
|
ppc405xc2064xc3090xc4005+12xc5210txbypass8b10bgigabyte 845 crbmsi g31 crbab38rea27ramb16ppc405d5a13-c12equivalence transistor bc 398transistor marking yb 826riscwatch
|
PDF
|
Virtex-II Board
Abstract: LVCMOS15 vhdl code for flip-flop FG672 UG012
Contextual Info: R Single-Ended SelectI/O Resources VHDL Template: - Module: SIGNED_MULT_18X18 - Description: VHDL instantiation template - 18-bit X 18-bit embedded signed multiplier asynchronous - Device: Virtex-II Pro Family - Components Declarations
|
Original
|
18x1818-bitmult18x18ug012+4virtex-ii boardlvcmos15vhdl code for flip-flopfg672
|
PDF
|
