|
Contextual Info: Integrated Integrated DeviceTechnology DeviceTechnology CPS-1848 18 Port, 48 Lane Serial RapidIO Gen2 Switch POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO FEATURES
|
Original
|
cps-1848reve0211 |
PDF
|
AN3646
Abstract: E500 GPCM-16-bit MPC8572ERM 0x48000000 MPC8572E P1XX sd1rx
Contextual Info: Freescale Semiconductor Application Note Document Number: AN3646 Rev. 0, 10/2009 Booting from Serial RapidIO / PCI Express™ on PowerQUICC™ III and QorIQ™ P1xx/P2xx by Freescale Semiconductor, Inc. Austin, TX This document is an overview of how to configure
|
Original
|
an3646mpc8572empc8572erme500+4gpcm-16-bit0x48000000p1xxsd1rx
|
PDF
|
PM6352
Contextual Info: PM6352 RSE 160 34 PM Serial RapidIO Switch Element :5 The PM6352 Serial RapidIO Switch Element RSE 160 is a 16-port RapidIO switch fabric that scales to 10 Gbit/s per port, delivering an aggregate capacity of 160 Gbit/s bi-directional switching. The RSE 160
|
Original
|
pm635216-portpmc-2050702 |
PDF
|
Ericsson TSR 491 628
Abstract: NT 1307c ericsson TSR 491 641 Ericsson nokia 1600 schematic diagram schematic diagram UPS active power 600 schematic diagram UPS 600 Power free marking code H02 schematic diagram UPS active power 400 tsi620-10gclv
Contextual Info: Tsi620 RapidIO Switch / RapidIO-to-PCI Bridge User Manual Preliminary October 2007 80D7000_MA001_02 Titlepage Trademarks TUNDRA is a registered trademark of Tundra Semiconductor Corporation Canada, U.S., and U.K. . TUNDRA, the Tundra logo, Tsi620, and Silicon Behind the Network, are trademarks of Tundra Semiconductor Corporation.
|
Original
|
tsi620tm80d7000tsi620ericsson tsr 491 628+9nt 1307cericsson tsr 491 641ericssonnokia 1600 schematic diagramschematic diagram ups active power 600schematic diagram ups 600 power freemarking code h02schematic diagram ups active power 400tsi620-10gclv
|
PDF
|
|
Contextual Info: RapidIO Dynamic Data Rate Reconfiguration Reference Design for Stratix IV GX Devices AN-617-1.0 Application Note The RapidIO dynamic data rate reconfiguration reference design demonstrates how to use the ALTGX_RECONFIG megafunction to reconfigure the RapidIO MegaCore®
|
Original
|
an-617-1ep4sgx230kf40c3es |
PDF
|
CSR 8510
Abstract: CSR 8510 a10 CSR 8510 v4 80KSBR200 v8 doorbell wireless doorbell 813 doorbell circuit working ADS1118 2322 156 philips doorbell
Contextual Info: Advanced Datasheet 80KSBR200 sRIO SERIAL BUFFER FLOW-CONTROL DEVICE Device Overview ◆ The IDT80KSBR200 is a high speed Serial Buffer SerB that can connect to any Serial RapidIO compliant interface. This device is built to work with any sRIO device and especially with the IDT Pre-Processing
|
Original
|
80ksbr200idt80ksbr200idt70k20072mbit+9csr 8510csr 8510 a10csr 8510 v4v8 doorbellwireless doorbell 813doorbell circuit workingads11182322 156 philipsdoorbell
|
PDF
|
AMD64
Contextual Info: RapidIO MegaCore Function Release Notes August 2006, Version 3.1.1 These release notes for the RapidIO MegaCore function contain the following information: • ■ ■ ■ ■ ■ System Requirements System Requirements New Features & Enhancements Errata Fixed in This Release
|
Original
|
2000/xp32-bitamd64em64t+164-bit
|
PDF
|
avalon vhdl
Abstract: AN 390 PCI-to-DDR2 SDRAM Reference Design avalon vhdl byteenable ALTERA FPGA avalon slave interface with pci master bus UART using VHDL altera PCIe to Ethernet bridge program uart vhdl fpga PCI express design PCI Interface Master Program
Contextual Info: 10. Interfacing an External Processor to an Altera FPGA ED51011-1.0 This chapter provides an overview of the options Altera provides to connect an external processor to an Altera FPGA or Hardcopy® device. These interface options include the PCI Express, PCI, RapidIO®, serial peripheral interface SPI interface or a
|
Original
|
ed51011-1avalon vhdlan 390 pci-to-ddr2 sdram reference designavalon vhdl byteenable+7altera fpgaavalon slave interface with pci master busuart using vhdlaltera pcie to ethernet bridgeprogram uart vhdl fpgapci express designpci interface master program
|
PDF
|
|
Contextual Info: RapidIO Logical I/O and Transport Layer Interface v4.1 DS242 February 15, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE RapidIO™ Logical (I/O) and Transport Layer interface is optimized for Virtex™-5 LXT/SXT, Virtex-4 FX and Virtex-II Pro FPGAs, and is compliant with
|
Original
|
ds2425vlx30t4vfx202vp20 |
PDF
|
Serial RapidIO
Abstract: GT11 RocketIO
Contextual Info: .’ Serial RapidIO Physical Layer v4.1 DS293 February 15, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE Serial RapidIO Physical Layer cores are fixed-netlist solutions for the RapidIO interconnect. The 1x and 4x cores are pre-implemented and fully
|
Original
|
ds293serial rapidiogt11rocketio |
PDF
|
doorbell project
Abstract: doorbell circuit diagram small doorbell project ep4cgx75df27 doorbell circuit working crc verilog code 16 bit ccitt block code error management, verilog doorbell application doorbell circuit application EP2C50F484C6
Contextual Info: RapidIO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
doorbell projectdoorbell circuit diagramsmall doorbell projectep4cgx75df27+6doorbell circuit workingcrc verilog code 16 bit ccittblock code error management, verilogdoorbell applicationdoorbell circuit applicationep2c50f484c6
|
PDF
|
|
Contextual Info: 2.5Gbps to 6.25Gbps Serial RapidIO Signal Repeater 89HP0604R Product Brief Device Overview The IDT 89HP0604R is a 2.5Gbps to 6.25Gbps Repeater IC that reconditions high-speed serial data streams. The 89HP0604R contains four half-duplex data lanes, where each half-duplex lane consists of a
|
Original
|
25gbps89hp0604r25gbs2004august |
PDF
|
8-port GbE PHY
Abstract: 80KSW0003
Contextual Info: 8-Port Serial RapidIO Switch Device Overview ◆ The CPS-8, device number 80KSW0003, is a serial RapidIO switch whose functionality is central to routing packets for distribution among DSPs, processors, FPGAs, other switches, or any other sRIO-based devices. It may also be used in
|
Original
|
80ksw0003125gbps25gbps8-port gbe phy |
PDF
|
doorbell circuit application
Abstract: doorbell project MPC8548 doorbell application Doorbell Circuits AN2923 small doorbell project doorbell doorbells MPC9548
Contextual Info: Freescale Semiconductor Application Note Document Number: AN2923 Rev. 0, 09/2005 Using the Serial RapidIO Messaging Unit on PowerQUICC III by Lorraine McLuckie Freescale Semiconductor, Inc. East Kilbride, Scotland 1 Introduction This application note is provided to assist those engineers
|
Original
|
an2923mpc8548doorbell circuit applicationdoorbell project+6doorbell applicationdoorbell circuitssmall doorbell projectdoorbelldoorbellsmpc9548
|
PDF
|
|
|
Tsi500
Abstract: MQS 4
Contextual Info: Tsi400 Feature Sheet Parallel RapidIO-to-PCI-X Bus Bridge Features The Tsi400 Advantage RapidIO Interface The Tundra Semiconductor Corporation Tundra Tsi400TM is a high-performance bus bridge that connects PCI and PCI-X devices to parallel-based RapidIO devices (see Figure 1). RapidIO is a new
|
Original
|
tsi400tmtsi40080a7300tsi500+1mqs 4
|
PDF
|
89HP0604
Abstract: 89HP0604R
Contextual Info: 89HP0604R Product Brief 4-Channel 6.25Gbps Serial RapidIO Signal Repeater Device Overview Features Compensates for cable and PCB trace attenuation and ISI jitter Programmable receiver equalization up to 30db Programmable de-emphasis up to -8.5dB
|
Original
|
89hp0604r25gbps300psp0604r+22004august89hp0604
|
PDF
|
CPS-1848
Abstract: CPS 1848 srio 1848 radar distance REVC0910 LTE ANTENNA GUIDE 4x4 calculator
Contextual Info: Integrated Integrated DeviceTechnology DeviceTechnology CPS-1848 18 Port, 48 Lane Serial RapidIO Gen2 Switch POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO FEATURES
|
Original
|
cps-1848revc0910cps 1848srio+41848radar distancelte antenna guide4x4 calculator
|
PDF
|
CPS-1848
Abstract: CPS-1616 srio Application of dsp in military sonar CPS1616 CPS 1848 4x4 calculator
Contextual Info: Integrated Integrated DeviceTechnology DeviceTechnology CPS-1616 16-Port, 16-Lane Serial RapidIO Gen 2 Switch POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | STORAGE PRODUCTS | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO
|
Original
|
cps-161616-port16-lanerevb0610+6cps-1848srioapplication of dsp in military sonarcps1616cps 18484x4 calculator
|
PDF
|
CPS-1848
Abstract: CPS-1616 CPS 1848 CPS-6Q Tsi572
Contextual Info: IDT RapidIO Switch Feature Comparison Chart Feature CPS-1848 CPS-1616 CPS-6Q /10Q / 16 Tsi572 / 574 / 578 Serial RapidIO Specifications 2.1 2.1 6Q 10Q 8 1.3 1.3 1.3 12 16 572 574 578 1.3 1.3 1.3 1.3 Aggregate peak throughput Gbps 240 80 60 100 20 30 40 30
|
Original
|
cps-1848cps-1616tsi57203-10/mg/ss/pdf/r4v1+3port-610cps 1848cps-6q
|
PDF
|
|
Contextual Info: RapidIO MegaCore Function Errata Sheet December 2006, MegaCore Function Version 7.0 This document addresses known errata and documentation issues for the Altera RapidIOTM MegaCore® function version 7.0. Errata are functional defects or errors, which may cause the RapidIO MegaCore function to
|
Original
|
|
PDF
|
pcb thermal Design guide pcb trace
Abstract: stackup TMS320TCI6486 RG142 RG178 RG316 SPRU811 RAPIDIO
Contextual Info: Application Report SPRAAT9A – February 2008 – Revised October 2009 TMS320C6472/TMS320TCI6486 Serial RapidIO Implementation Guidelines Thomas Johnson . Digital Signal Processing Solutions
|
Original
|
tms320c6472/tms320tci6486tms320tci6486/tms320c6472pcb thermal design guide pcb tracestackup+6tms320tci6486rg142rg178rg316spru811rapidio
|
PDF
|
tms320tci6488 evm
Abstract: amc MEZZANINE* tms320tci6488 doorbell project TMS320TCI6488 alt4gxb hsmc connector C6000 an56810 tms320tci6488 evm rapidio srio
Contextual Info: RapidIO Interoperability with TI 6488 DSP Reference Design AN568-1.0 May 2009 Introduction The Altera RapidIO interoperability reference design provides a sample interface between the Altera RapidIO MegaCore® function and the Texas Instruments TMS320TCI6488
|
Original
|
an568-1tms320tci6488tms320tci6488 evmamc mezzanine* tms320tci6488+7doorbell projectalt4gxbhsmc connectorc6000an56810tms320tci6488 evm rapidiosrio
|
PDF
|
backplane cps-16
Abstract: CPS-16 80KSW0002 LN12 srio CPRI
Contextual Info: 16-Port Serial RapidIO Switch Device Overview ◆ The CPS-16, device number 80KSW0002, is a serial RapidIO switch whose functionality is central to routing packets for distribution among DSPs, processors, FPGAs, other switches, or any other sRIO-based devices. It may also be
|
Original
|
16-portcps-1680ksw0002125gbps+525gbpsbackplane cps-16ln12sriocpri
|
PDF
|
80KSW0004
Abstract: IDT80KSW0004
Contextual Info: 12-Port Serial RapidIO Switch Device Overview ◆ The CPS-12, device number IDT80KSW0004, is a serial RapidIO switch whose functionality is central to routing packets for distribution among DSPs, processors, FPGAs, other switches, or any other sRIO-based devices. It may also be
|
Original
|
12-portcps-12idt80ksw0004125gbps+225gbps80ksw0004
|
PDF
|