XQR2V3000-4CG717V
Abstract: XQR2V1000-4BG575R XQR2V6000-4CF1144H XQR2V3000-4CG717M XQR2V1000-4BG575N AH165 CG717 XQR2V3000-4BG728R XQR2V1000-4FG456R XQR2V6000
Contextual Info: R < B L QPro Virtex-II 1.5V Radiation-Hardened QML Platform FPGAs DS124 v1.2 December 4, 2006 Product Specification Summary of Radiation Hardened QPro Virtex-II Features • • • • • • • • • • • • • Industry First Radiation Hardened Platform FPGA
|
Original
|
ds124mil-prf-38535xqr2v3000-4cg717vxqr2v1000-4bg575r+8xqr2v6000-4cf1144hxqr2v3000-4cg717mxqr2v1000-4bg575nah165cg717xqr2v3000-4bg728rxqr2v1000-4fg456rxqr2v6000
|
PDF
|
vhdl code for 9 bit parity generator
Abstract: asynchronous fifo vhdl xilinx XAPP263 vhdl code for fifo and transmitter vhdl code for lvds driver vhdl code for phase shift X263 full vhdl code for input output port verilog code for transmission line vhdl code switch layer 2
Contextual Info: Application Note: Virtex-II and Virtex-II Pro Series R XAPP263 v1.1 December 19, 2005 Summary Virtex-II SelectLink Communications Channel Author: John Logue Systems with two or more FPGAs often require high-bandwidth datapaths between devices. As the clock period and switching times of digital circuits become shorter, straightforward methods
|
Original
|
xapp263x111y36x111y35x111y33+15x111y32x111y31x111y29x111y28x111y27x111y23vhdl code for 9 bit parity generatorasynchronous fifo vhdl xilinxvhdl code for fifo and transmittervhdl code for lvds drivervhdl code for phase shiftx263full vhdl code for input output portverilog code for transmission linevhdl code switch layer 2
|
PDF
|
X26302
Abstract: vhdl code for 9 bit parity generator XAPP263 asynchronous fifo vhdl vhdl code for fifo and transmitter XC2V1000-FG456 VHDL Bidirectional Bus Signal Path Designer
Contextual Info: Application Note: Virtex-II and Virtex-II Pro Series R XAPP263 v1.0 July 16, 2002 Summary Virtex-II SelectLink Communications Channel Author: John Logue Systems with two or more FPGAs often require high-bandwidth data paths between devices. As the clock period and switching times of digital circuits become shorter, straightforward
|
Original
|
xapp263x111y36x111y35x111y33+13x111y32x111y31x111y29x111y28x111y27x111y23x26302vhdl code for 9 bit parity generatorasynchronous fifo vhdlvhdl code for fifo and transmitterxc2v1000-fg456vhdl bidirectional bussignal path designer
|
PDF
|
XQ2V1000-4FG456N
Abstract: XQ2V1000 Virtex Qpro xq2v1000-4bg575n CG717 CF1144 matrix m21 vhdl code for carry select adder using ROM XQ2V1000-4BG XQ2V3000
Contextual Info: ds122_1_1.fm Page 1 Wednesday, January 7, 2004 9:15 PM QPro Virtex-II 1.5V Military QML Platform FPGAs R DS122 v1.1 January 7, 2004 Product Specification Summary of QPro Virtex™-II Features • • • • • • • • Industry First Military Grade Platform FPGA Solution
|
Original
|
ds122mil-prf-38535cf1144xq2v1000-4fg456n+8xq2v1000virtex qproxq2v1000-4bg575ncg717matrix m21vhdl code for carry select adder using romxq2v1000-4bgxq2v3000
|
PDF
|
XC2S150pq208
Abstract: xc2s50-pq208 XCV1000EFG680-6C XC2S150PQ208-5C XC2S200ePQ208 XC2S300EPQ208-6C xcv1000efg680 XCV300BG432 2S50E-PQ208-6C XC3S1000-FG456-4C
Contextual Info: LogiCORE PCI32 Interface v3.0 DS206 October 28, 2003 Introduction Data Sheet, v3.0.116 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized, fully PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.
|
Original
|
pci32ds20632-bit64/32-bit+11pc32/33xc2s150pq208xc2s50-pq208xcv1000efg680-6cxc2s150pq208-5cxc2s200epq208xc2s300epq208-6cxcv1000efg680xcv300bg4322s50e-pq208-6cxc3s1000-fg456-4c
|
PDF
|
XC2V1000FG256-4
Abstract: XAPP639 XC2V1000 XC2V3000 flood v10 crc verilog code 16 bit XC2V1000-FG256
Contextual Info: Application Note: Virtex-II Family R HyperTransport Lite Interface for Virtex-II FPGAs XAPP639 v1.0 January 7, 2003 Summary HyperTransport is a high-speed bus designed to move data from processors to peripherals at speeds up to 60 times faster than a 32-bit PCI bus operating at 66 MHz. The HyperTransport
|
Original
|
xapp63932-bitxc2v1000xc2v1000fg256-4+4xc2v3000flood v10crc verilog code 16 bitxc2v1000-fg256
|
PDF
|
transistor 6c x
Abstract: XC2V1000FG XC2VP20FF1152-6C
Contextual Info: LogiCORE PCI-X Interface v5.0 DS 208 November 11, 2004 Product Specification v5.0.87 Features LogiCORE Facts PCI-X64/66 with PCI64/33 Resource Utilization 1 • Fully PCI-X 2.0 Mode1 compliant core, 64-bit, 133/66 MHz interface with 3.3 V operation • PCI v3.0-compliant core up to 33 MHz
|
Original
|
pci-x64/66pci64/3364-bitxc2vp30+4xc2vp50transistor 6c xxc2v1000fgxc2vp20ff1152-6c
|
PDF
|
XQR2V3000-4CG717V
Contextual Info: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — R 1 2 3 QPro Virtex-II 1.5V Radiation-Hardened QML Platform FPGAs DS124 v2.0 April 7, 2014 Product Specification Summary of Radiation-Hardened QPro Virtex-II FPGA Features • • • • • • •
|
Original
|
ds124mil-prf-38535xqr2v3000-4cg717v |
PDF
|
|
Contextual Info: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — 187 QPro Virtex-II 1.5V Platform FPGAs DS122 v3.0 April 7, 2014 Product Specification Summary of QPro Virtex™-II Features • High-performance clock management circuitry • Industry’s first military-grade platform FPGA solution
|
Original
|
ds122mil-prf-38535 |
PDF
|
XC4VSX25-FF668
Abstract: XC4VLX25-FF668 xc4vlx25ff668 XC2V1000-FG456 XC4VSX35-FF668-10 XC4VFX20-FF672 XC4VSX35FF668
Contextual Info: ? PCI-X Interface v5.0 DS208 August 31, 2005 Product Specification v5.0.101 Features LogiCORE Facts PCI-X64/66 with PCI64/33 Resource Utilization 1 • Fully PCI-X 2.0 Mode 1 compliant LogiCORE , 64-bit, 133/66 MHz interface with 3.3 V operation • PCI 3.0-compliant core up to 33 MHz
|
Original
|
ds208pci-x64/66pci64/3364-bit+7xc4vsx25-ff668xc4vlx25-ff668xc4vlx25ff668xc2v1000-fg456xc4vsx35-ff668-10xc4vfx20-ff672xc4vsx35ff668
|
PDF
|
XC2V1000-FG456
Abstract: XC2V1000fg456 XC2V1000FG XC2VP40FF1152-6C XC2V1000FG456-5C 34h 751 V5078 XC2VP20FF1152-6C Virtex-II user guide
Contextual Info: LogiCORE PCI-X Interface v5.0 DS 208 April 26, 2004 Introduction Product Specification v5.0.78 LogiCORE Facts With the Xilinx LogiCORE PCI-X Interface, a designer can build a customized PCI-X 2.0 mode1-compliant core with high sustained performance, 1066 MB/sec.
|
Original
|
pci-x64/66pci64/3364-bitxc2vp7ff672-6+11xc2vp20ff1152-6cxc2vp30xc2vp50xc2v1000-fg456xc2v1000fg456xc2v1000fgxc2vp40ff1152-6cxc2v1000fg456-5c34h 751v5078virtex-ii user guide
|
PDF
|
XQR2V3000-4CG717V
Abstract: XQR2V1000-4BG575R XQR2V6000-4CF1144H XQR2V3000-4CG717M XQR2V3000-4BG728R XQR2V3000-4BG728 CG717 XQR2V1000-4BG575N XQR2V1000-4BG575 CF1144
Contextual Info: ds124.fm Page 1 Tuesday, January 20, 2004 6:23 PM QPro Virtex-II 1.5V Radiation Hardened QML Platform FPGAs R DS124 v1.1 January 8, 2004 Product Specification Summary of Radiation Hardened QPro Virtex™-II Features • Industry First Radiation Hardened Platform FPGA
|
Original
|
ds124mil-prf-38535cf1144xqr2v3000-4cg717v+8xqr2v1000-4bg575rxqr2v6000-4cf1144hxqr2v3000-4cg717mxqr2v3000-4bg728rxqr2v3000-4bg728cg717xqr2v1000-4bg575nxqr2v1000-4bg575
|
PDF
|
XC2S200PQ208
Abstract: XC2S100PQ208-5C XC2S50PQ208-5C xc2s50-pq208 XCV300BG432 XC2S200pq208 pin configuration XC2S150PQ208 XCV1000EFG680-6C XC2S100PQ208 PCI32
Contextual Info: LogiCORE PCI32 Interface v3.0 DS206 July 15, 2004 Product Specification v3.0.129 Features LogiCORE Facts • Fully PCI 2.3-compliant core, 32-bit, 66/33 MHz interface PCI32 Resource Utilization 1 • Customizable, programmable, single-chip solution • Predefined implementation for predictable timing
|
Original
|
pci32ds20632-bitxc2s200pq208+8xc2s100pq208-5cxc2s50pq208-5cxc2s50-pq208xcv300bg432xc2s200pq208 pin configurationxc2s150pq208xcv1000efg680-6cxc2s100pq208
|
PDF
|
crc verilog code 16 bit
Abstract: XC2V1000-FG256 00ff0000 hypertransport XAPP639 XC2V1000 XC2V3000 XC2V1000FG256-4 CLK-100 XC2V1000FG256-6
Contextual Info: Application Note: Virtex-II Family R HyperTransport Lite Interface for Virtex-II FPGAs XAPP639 v1.0.1 March 31, 2004 Summary HyperTransport is a high-speed bus designed to move data from processors to peripherals at speeds up to 60 times faster than a 32-bit PCI bus operating at 66 MHz. The HyperTransport
|
Original
|
xapp63932-bitxc2v1000crc verilog code 16 bit+7xc2v1000-fg25600ff0000hypertransportxc2v3000xc2v1000fg256-4clk-100xc2v1000fg256-6
|
PDF
|
|
|
XQ2V6000-4CF1144M
Abstract: XQ2V3000-4CG717M XQ2V1000-4FG456N XQ2V3000-4BG728N XQ2V1000-4BG575N IO-L93N XQ2V300 XQ2V1000 XQ2V3000-4BG
Contextual Info: QPro Virtex-II 1.5V Military QML Platform FPGAs R DS122 v1.2 November 30, 2006 Product Specification Summary of QPro Virtex™-II Features • • • • • • • • • • • • • • • • • Industry’s First Military Grade Platform FPGA Solution
|
Original
|
ds122mil-prf-38535ug002xapp623+11xapp689bg575xq2v6000-4cf1144mxq2v3000-4cg717mxq2v1000-4fg456nxq2v3000-4bg728nxq2v1000-4bg575nio-l93nxq2v300xq2v1000xq2v3000-4bg
|
PDF
|
ULVDS25
Abstract: QPro Virtex-II EF957 IO-L93N
Contextual Info: R DS122 v2.0 December 12, 2007 QPro Virtex-II 1.5V Platform FPGAs Product Specification Summary of QPro Virtex™-II Features • • Industry’s first military-grade platform FPGA solution • Certified to MIL-PRF-38535 (Qualified Manufacturer Listing)
|
Original
|
ds122mil-prf-38535bg575xq2v6000-5ef957i+8xq2v6000-4ef1152ixq2v6000-5ef1152icg717cf1144ulvds25qpro virtex-iief957io-l93n
|
PDF
|
2310 fx
Abstract: ff1136 diode v6 33 Virtex 5 for Network Card XC2V1000-FG456 XC4VLX25-FF668 xc4vlx25ff668 XC4VLX25-FF668-10C transistor 6c x xc4vlx25 User Constraints File
Contextual Info: Initiator/Target v5 and v6 for PCI-X Product Specification v5 164 & v6 Features • 3.0-compliant core for PCI™ up to 33 MHz • Customizable, programmable, single-chip solution Resource Utilization1 • Pre-defined implementation for predictable timing
|
Original
|
ds2082310 fxff1136diode v6 33+7virtex 5 for network cardxc2v1000-fg456xc4vlx25-ff668xc4vlx25ff668xc4vlx25-ff668-10ctransistor 6c xxc4vlx25 user constraints file
|
PDF
|
XC2S200PQ208
Abstract: XC2S200pq208 pin configuration XC2S300EPQ208-6C XC2S150PQ XC2S150PQ208-5C verilog hdl code for parity generator XCV300BG432 XC2S100PQ208-5C xc2s150pq208 PCI32
Contextual Info: LogiCORE PCI32 Interface v3.0 DS206 April 26, 2004 Introduction Product Specification v3.0.128 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized, fully PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.
|
Original
|
pci32ds20632-bitxc2s200pq208+8xc2s200pq208 pin configurationxc2s300epq208-6cxc2s150pqxc2s150pq208-5cverilog hdl code for parity generatorxcv300bg432xc2s100pq208-5cxc2s150pq208
|
PDF
|
XC2S200PQ208
Abstract: xc2s50-pq208 XC2S100PQ208-5C XC2S150PQ208-5C XC4VSX35-FF668-10C XC3S1200E-FG400-5C3 XC3S500E-FT256 XC3S1400AFG484 XC2S100-PQ208-5C ds206
Contextual Info: om PCI 32 Interface v3 and v4 DS206 February 15, 2007 Product Specification v3 & v4 161 Features LogiCORE Facts • Fully PCI™ 3.0-compliant LogiCORE™, 32-bit, 66/33 MHz interface Resource Utilization1 PCI32 v4 PCI32 v3 • Customizable, programmable, single-chip solution
|
Original
|
pcitm32ds20632-bitpci32+9xc2s200pq208xc2s50-pq208xc2s100pq208-5cxc2s150pq208-5cxc4vsx35-ff668-10cxc3s1200e-fg400-5c3xc3s500e-ft256xc3s1400afg484xc2s100-pq208-5c
|
PDF
|
XC2S200PQ208
Abstract: xc2s50-pq208 XC2S150PQ208-5C XC2S300EPQ208-6C xc3s1000fg456-4c XC3S1000-FG456 XC2S100PQ208 xc3s1000fg456 XC2S200pq208 pin configuration XCV300BG432
Contextual Info: LogiCORE PCI Interface v3.0 DS207 April 26, 2004 Product Specification v3.0.128 Introduction With the Xilinx LogiCORE PCI Interface, a designer can build a customized PCI 2.3-compliant core with the highest possible sustained performance of 528 MB/sec.
|
Original
|
ds207pci6464/32-bitpci64/66+13pci64/33xc2vp20xc2vp50xc2s200pq208xc2s50-pq208xc2s150pq208-5cxc2s300epq208-6cxc3s1000fg456-4cxc3s1000-fg456xc2s100pq208xc3s1000fg456xc2s200pq208 pin configurationxcv300bg432
|
PDF
|
XC3S1200E-FG400-5C
Abstract: XC3S1400AFG484 XC2S300E-FG456 XC4VFX20-FF672 xc4vlx25ff668 xc2s150fg456 XC2S150-FG456 XC2S200-FG456-6C vhdl code for 3 bit parity checker XC2S150FG456-6C
Contextual Info: PCI 64 Interface v3 and v4 DS205 February 15, 2007 Product Specification v3 161 & v4 Features LogiCORE Facts Resource Utilization1 • Fully PCI™ 3.0-compliant LogiCORE™, 64-bit, 66/33 MHz interface Slice Four Input LUTs 565 724 • Customizable, programmable, single-chip solution
|
Original
|
ds20564-bitxc3s1200e-fg400-5cxc3s1400afg484+8xc2s300e-fg456xc4vfx20-ff672xc4vlx25ff668xc2s150fg456xc2s150-fg456xc2s200-fg456-6cvhdl code for 3 bit parity checkerxc2s150fg456-6c
|
PDF
|