52001HR
Abstract: IN3064 1K x 4 static ram ttl
Contextual Info: 52001 H 1K BIT 128 x 8 NVRAM Q 1K Bit Static RAM backed by 1K Bit Electrically Erasable PROM Fully 5V Only Operation Directly TTL Compatible In Circuit EEPROM Changes SRAM Cycle Time less than 300 ns Power-Failure Protection Unlimited Recall Cycles Memory Margining Capability
|
OCR Scan
|
52001hrin30641k x 4 static ram ttl |
PDF
|
cy7c136
Abstract: EME-6300H CY7C13X
Contextual Info: Qualification Report January 1996 QTP# 95152/95487, Version 1.0 2K/1K x 8 Dual-Port Static RAM MARKETING PART NUMBER DEVICE DESCRIPTION CY7C130/131 1K x 8 Dual-Port Static RAM CY7C140/141 1K x 8 Dual-Port Static RAM CY7C132/142 2K X 8 Dual-Port Static RAM
|
Original
|
cy7c130/131cy7c140/141cy7c132/142cy7c136/146+5cy7c136cy7c136-jccy7c13xcy7c14xeme-6300h
|
PDF
|
52212HR
Abstract: IN3064 256X4 ncr 400 256x4 static ram
Contextual Info: C 52212 R 1K BIT 2 5 6 x 4 NVRAM 1K Bit Static RAM backed by 1K Bit Electrically Erasable PROM Fully 5V Only Operation Directly TTL Compatible In Circuit E2PROM Changes SRAM Cycle Time less than 300 ns • • • • Power-Failure Protection Unlimited Recall Cycles
|
OCR Scan
|
256x452212hrin3064ncr 400+1256x4 static ram
|
PDF
|
IR5L
Abstract: PLCC-44 cr16 AR10-AR0 CMOS 16-Bit Priority Encoder QS761480 QS762470 44-PIN MU9C1 ST27-ST16 0804H
Contextual Info: QS761480, QS762470 High-Speed CMOS 1k x 64, 2k x 64 Content-Addressable Memory QCAM QUALITY Associative Processor SEMICONDUCTOR, INC. Q QS761480 QS762470 FEATURES DESCRIPTION • 1k/2k x 64 CAM architecture The QS761480 and QS762470 is a family of 1k and
|
Original
|
qs761480qs76247064-bit16-bit+10mu9c1480/amu9c2480/air5lplcc-44 cr16ar10-ar0cmos 16-bit priority encoder44-pinmu9c1st27-st160804h
|
PDF
|
XA-G37
Abstract: SCR Handbook, General electric
Contextual Info: INTEGRATED CIRCUITS XA-G39 XA 16-bit microcontroller family 32K FLASH/1K RAM, watchdog, 2 UARTs Preliminary data Philips Semiconductors 2002 Mar 13 Philips Semiconductors Preliminary data XA 16-bit microcontroller family 32K Flash/1K RAM, watchdog, 2 UARTs
|
Original
|
xa-g3916-bit80c51xa-g37+1scr handbook, general electric
|
PDF
|
RJ017
Abstract: 2Kx36 LL014
Contextual Info: 1K x 36 2K x 36 CMOS DUAL-PORT STATIC RAM MODULE PRELIMINARY IDT7M1011 IDT7M1012 FEATURES DESCRIPTION • T h e ID T 7 M 1 0 1 1/1 012 are 1K/2K x 36 high speed C M O S Dual-Port static RAM modules constructed on a co-fired ceram ic substrate using 4 ID T 7 0 1 0 1K x 9 Dual-Port RAMs
|
OCR Scan
|
idt7m1011idt7m1012121-pinidt7m1011/1012+8idt7010idt7m1011/1dt7m1012mil-std8837m10117m1012rj0172kx36ll014
|
PDF
|
|
Contextual Info: 8 BIT SINGLE CHIP MICROCONTROLLER LC875532A/24A/16A Preliminary LC875532A 8-Bit Single Chip Microcontroller incorporating 32K-byte ROM and 1K-byte RAM on chip. LC875524A 8-Bit Single Chip Microcontroller incorporating 24K-byte ROM and 1K-byte RAM on chip.
|
Original
|
lc875532alc875532a/24a/16a32k-bytelc875524a+324k-bytelc875516a16k-byte
|
PDF
|
CY7C421-40JI
Abstract: CY7C425 CY7C419 CY7C420 CY7C421
Contextual Info: CY7C419/21/25/29/33256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C419/21/25/29/33 256/512/1K/2K/4K x 9 Asynchronous FIFO Features Functional Description • Asynchronous First-In First-Out FIFO Buffer Memories ❐ 256 x 9 (CY7C419) ❐ 512 x 9 (CY7C421) ❐ 1K x 9 (CY7C425)
|
Original
|
cy7c419/21/25/29/33256/512/1k/2k/4kcy7c419/21/25/29/33256/512/1k/2k/4kcy7c419+8cy7c421cy7c425cy7c429cy7c433300-mil600-milcy7c421-40jicy7c420
|
PDF
|
DATASHEET AM7202
Abstract: CY7C429-20JC 330 j65 CY7C433-30JI CY7C425 CY7C433-30JC CY7C429-15JI CY7C419 CY7C421 CY7C429
Contextual Info: CY7C419/21/25/29/33256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C419/21/25/29/33 256/512/1K/2K/4K x 9 Asynchronous FIFO Features • Asynchronous first-in first-out FIFO buffer memories • 256 x 9 (CY7C419) • 512 x 9 (CY7C421) • 1K x 9 (CY7C425) • 2K x 9 (CY7C429)
|
Original
|
cy7c419/21/25/29/33256/512/1k/2k/4kcy7c419/21/25/29/33256/512/1k/2k/4kcy7c419+12cy7c421cy7c425cy7c429cy7c433300-mil600-mildatasheet am7202cy7c429-20jc330 j65cy7c433-30jicy7c433-30jccy7c429-15ji
|
PDF
|
C1303
Abstract: CY7C131 CY7C130 CY7C140 CY7C141
Contextual Info: 40 CY7C130/CY7C131 CY7C140/CY7C141 1K x 8 Dual-Port Static RAM Features Functional Description • True Dual-Ported memory cells which allow simultaneous reads of the same memory location • 1K x 8 organization • 0.65-micron CMOS for optimum speed/power
|
Original
|
cy7c130/cy7c131cy7c140/cy7c14165-micron48-pin+7cy7c130/14052-pinc1303cy7c131cy7c130cy7c140cy7c141
|
PDF
|
CY7C425
Abstract: CY7C419 CY7C421 CY7C429 CY7C433 IDT7200 IDT7201 IDT7202
Contextual Info: CY7C419/21/25/29/33256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C419/21/25/29/33 256/512/1K/2K/4K x 9 Asynchronous FIFO Features • Asynchronous first-in first-out FIFO buffer memories • 256 x 9 (CY7C419) • 512 x 9 (CY7C421) • 1K x 9 (CY7C425) • 2K x 9 (CY7C429)
|
Original
|
cy7c419/21/25/29/33256/512/1k/2k/4kcy7c419/21/25/29/33256/512/1k/2k/4kcy7c419+9cy7c421cy7c425cy7c429cy7c433300-mil600-milidt7200idt7201idt7202
|
PDF
|
3246A
Contextual Info: fax id: 5200 CY7C130/CY7C131 CY7C140/CY7C141 CYPRESS 1K x 8 Dual-Port Static RAM Functional Description Features True Dual-Ported memory ceils which allow simulta neous reads of the same memory location 1K x 8 organization 0.65-micron CMOS for optimum speed/power
|
OCR Scan
|
65-microncy7c130/cy7c131cy7c140/cy7c14148-pin+4cy7c130/14052-pinidt713cvidt71403246a
|
PDF
|
PLCC-52
Abstract: CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-25JC CY7C131-35J Z1014
Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 1K x 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1K x 8 organization ■ 0.65 micron CMOS for optimum speed and power
|
Original
|
cy7c130cy7c130acy7c131cy7c131a+9cy7c140cy7c141cy7c130/130a/cy7c131/131a/cy7c140cy7c130/130a/cy7c131/131aplcc-52cy7c131-25jccy7c131-35jz1014
|
PDF
|
7C130
Abstract: 7c131 CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-55JXC CY7C131-55NXC MIL-STD-183 Z1014
Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A 1K x 8 Dual-Port Static RAM Features Functional Description The CY7C130/130A/CY7C131/131A/CY7C140[1] and CY7C141 are high speed CMOS 1K by 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in
|
Original
|
cy7c130cy7c130acy7c131cy7c131a+13cy7c130/130a/cy7c131/131a/cy7c140cy7c141cy7c130/130a/cy7c131/131acy7c140/cy7c14116-bit7c1307c131cy7c140cy7c131-55jxccy7c131-55nxcmil-std-183z1014
|
PDF
|
|
|
|
Contextual Info: fax id: 5200 CY7C130/CY7C131 CY7C140/CY7C141 W CYPRESS 1K x 8 Dual-Port Static Ram Features Functional Description True Dual-Ported memory cells which allow simulta neous reads of the same memory location 1K x 8 organization 0.65-micron CMOS for optimum speed/power
|
OCR Scan
|
130/c140/c65-microncy7c130/cy7c131+4cy7c140/cy7c14148-pincy7c130/14052-pin
|
PDF
|
CY7C130
Abstract: CY7C131 CY7C140 CY7C141
Contextual Info: CY7C130/CY7C131 CY7C140/CY7C141 1K x 8 Dual-Port Static RAM Features Functional Description • True Dual-Ported memory cells which allow simultaneous reads of the same memory location • 1K x 8 organization • 0.65-micron CMOS for optimum speed/power • High-speed access: 15 ns
|
Original
|
cy7c130/cy7c131cy7c140/cy7c14165-micron48-pin+6cy7c130/14052-pincy7c130cy7c131cy7c140cy7c141
|
PDF
|
C1307
Abstract: cY7c131 I CY7C130 CY7C131 CY7C140 CY7C141 C130-15 C1303 C13017
Contextual Info: fax id: 5200 1CY 7C14 0 CY7C130/CY7C131 CY7C140/CY7C141 1K x 8 Dual-Port Static Ram Features Functional Description • True Dual-Ported memory cells which allow simultaneous reads of the same memory location • 1K x 8 organization • 0.65-micron CMOS for optimum speed/power
|
Original
|
cy7c130/cy7c131cy7c140/cy7c14165-micron48-pin+11cy7c130/14052-pinc1307cy7c131 icy7c130cy7c131cy7c140cy7c141c130-15c1303c13017
|
PDF
|
C1303
Abstract: CY7C130 CY7C131 CY7C140 CY7C141 7c130 CY7C131-35JC C1307
Contextual Info: fax id: 5200 1CY 7C14 0 CY7C130/CY7C131 CY7C140/CY7C141 1K x 8 Dual-Port Static Ram Features Functional Description • True Dual-Ported memory cells which allow simultaneous reads of the same memory location • 1K x 8 organization • 0.65-micron CMOS for optimum speed/power
|
Original
|
cy7c130/cy7c131cy7c140/cy7c14165-micron48-pin+10cy7c130/14052-pinc1303cy7c130cy7c131cy7c140cy7c1417c130cy7c131-35jcc1307
|
PDF
|
7C13135
Abstract: CY7C140-35PC 7C130 CY7C130 CY7C131 CY7C140 CY7C141
Contextual Info: CY7C130/CY7C131 CY7C140/CY7C141 1K x 8 Dual-Port Static RAM Features Functional Description • True Dual-Ported memory cells which allow simultaneous reads of the same memory location The CY7C130/CY7C131/CY7C140 and CY7C141 are high-speed CMOS 1K by 8 dual-port static RAMs. Two ports
|
Original
|
cy7c130/cy7c131cy7c140/cy7c141cy7c130/cy7c131/cy7c140cy7c141+8cy7c130/cy7c13116-bit7c13135cy7c140-35pc7c130cy7c130cy7c140
|
PDF
|
MK4118
Abstract: MK4118A-2 MK4118A MOSTEK ROM mk4801
Contextual Info: MOSTEK MEMORY COMPONENTS 1K x 8-Bit Static RAM MK4118A/M K4801 A P /J/N Series FEATURES □ MKB version screened to MIL-STD-883 □ Static operation Part No. □ Organization: 1K x 8 bit RAM JEDEC pinout Access Time R /W Cycle Time □ High performance
|
OCR Scan
|
mk4118a/mk4801mil-std-883mk4118a-1mk4118a-2+6mk4118a-3mk4118a-4mk4118amk4118mostek rommk4801
|
PDF
|
cmos 16 bit counter
Abstract: Z89340 Z89462
Contextual Info: Consumer DSP Zilog Superintegration Pr oducts Guide DSP Core Block Diagram DSP Core 512 RAM 4K ROM/ EPROM 512 RAM 8K ROM/ EPROM 1K RAM Data 1K RAM (Program) GeneralPurpose I/O CODEC I/F 3 Timer/ Counter SPI 2 Timer/ Counter CODEC I/F APUs CODEC Interface
|
Original
|
z89321/371/391z89462z89323/373/393z89340+616-bitz89371-otpz89391-romlessz89373-otpz89393-romlesscmos 16 bit counter
|
PDF
|
893Q
Abstract: CY7C131-55JI bit-slice t913 CY7C1312
Contextual Info: fax id: 5200 CY7C130/CY7C131 CY7C140/CY7C141 1K x 8 Dual-Port Static Ram Featu res Functional Description • True Dual-Ported memory cells which allow sim ulta neous reads of the same memory location • 1K x 8 organization • 0.65-micron CMOS for optimum speed/power
|
OCR Scan
|
cy7c130/cy7c131cy7c140/cy7c14165-microny7c140/cy7c141+848-pincy7c130/14052-pin893qcy7c131-55jibit-slicet913cy7c1312
|
PDF
|
B1317
Abstract: B1318 b1319 b1316 B1314 CY7B131
Contextual Info: CY7B131 CY7B141 1K x 8 DualĆPort Static RAM output enable OE . BUSY flags are proĆ Features Functional Description D The CY7B131 and CY7B141 are highĆ speed BiCMOS 1K by 8 dualĆport static RAMS. Two ports are provided to permit independent access to any location in
|
Original
|
cy7b131cy7b14116bitb1317+4b1318b1319b1316b1314
|
PDF
|
intel 16k 8bit RAM chip
Abstract: MCS15 MCS-151 100L 87L51FC 80C251SB 256-3 80C51GB 81c51 81C51SLAL
Contextual Info: MCS 251 microcontrollers Product ROM/ EPROM Bytes Register RAM (Bytes) Timer/ Serial Counters Port Analog I/O Input Pins Channels Speed (MHz) Process Package 87C251SA 8K 1K 3 1 32 16 CHMOS 87C251SB 16K 1K 3 1 32 16 87C251SP 8K 512 3 1 32 87C251SQ 16K 512
|
Original
|
87c251sa87c251sb87c251sp87c251sq+1383c251sa83c251sb83c251spintel 16k 8bit ram chipmcs15mcs-151100l87l51fc80c251sb256-380c51gb81c5181c51slal
|
PDF
|