CY7C1310V18
Abstract: CY7C1312V18 CY7C1314V18
Contextual Info: 310V18 CY7C1310V18 CY7C1312V18 CY7C1314V18 ADVANCE INFORMATION 18-Mb 2-Word Burst SRAM with QDR -II Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250 MHz Clock for High Bandwidth
|
Original
|
310v18cy7c1310v18cy7c1312v18cy7c1314v18+218-mbcy7c1310v18/cy7c1312v18/cy7c1314v18
|
PDF
|
cy7c136
Abstract: EME-6300H CY7C13X
Contextual Info: Qualification Report January 1996 QTP# 95152/95487, Version 1.0 2K/1K x 8 Dual-Port Static RAM MARKETING PART NUMBER DEVICE DESCRIPTION CY7C130/131 1K x 8 Dual-Port Static RAM CY7C140/141 1K x 8 Dual-Port Static RAM CY7C132/142 2K X 8 Dual-Port Static RAM
|
Original
|
cy7c130/131cy7c140/141cy7c132/142cy7c136/146+5cy7c136cy7c136-jccy7c13xcy7c14xeme-6300h
|
PDF
|
CY7C13X
Abstract: CY7C1311V18 CY7C1313V18 CY7C1315V18 BB165 CY7C1313
Contextual Info: 311V18 CY7C1311V18 CY7C1313V18 CY7C1315V18 ADVANCE INFORMATION 18-Mb 4-Word Burst SRAM with QDR -II ArchitecFeatures Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 300-MHz Clock for High Bandwidth
|
Original
|
311v18cy7c1311v18cy7c1313v18cy7c1315v18+618-mb300-mhzcy7c1311v18/cy7c1313v18/cy7c1315v18cy7c13xbb165cy7c1313
|
PDF
|