RAMB36SDP
Abstract: frame_ecc FIFO36 BA284 XAPP1073 A330 RAMB36E1 read back JESD89A WP332 adiru
Contextual Info: Application Note: Virtex-5 and Virtex-6 FPGA Families NSEU Mitigation in Avionics Applications Authors: Ching Hu and Suhail Zain XAPP1073 v1.0 May 17, 2010 Summary Neutron-induced single event upset (NSEU) is a known phenomenon in the memory structures of modern ICs used in terrestrial applications. With current and next-generation aircraft
|
Original
|
xapp1073ramb36sdpframe_eccfifo36+6ba284a330ramb36e1 read backjesd89awp332adiru
|
PDF
|
circuit diagram video transmitter and receiver
Abstract: CTXIL671 SMPTE 352 GTX tile oversampling recovered clock XAPP1075 EK-V6-ML605-G SRLC32E 3G-SDI Hdsdi hd sdi receiver
Contextual Info: Application Note: Virtex-6 Family Implementing Triple-Rate SDI with Virtex-6 FPGA GTX Transceivers XAPP1075 v1.1 November 2, 2010 Summary Author: John Snow The triple-rate serial digital interface (SDI) supporting the SMPTE SD-SDI, HD-SDI, and 3G-SDI standards is widely used in professional broadcast video equipment. SDI interfaces are
|
Original
|
xapp1075circuit diagram video transmitter and receiverctxil671smpte 352+6gtx tile oversampling recovered clockek-v6-ml605-gsrlc32e3g-sdihdsdihd sdi receiver
|
PDF
|
SMPTE 352
Abstract: CTXIL671 XAPP1076 SMPTE 425 circuit diagram video transmitter and receiver example ml605 sp605 SPARTAN-6 GTP 1080sf24 Si5324
Contextual Info: Application Note: Spartan-6 Family Implementing Triple-Rate SDI with Spartan-6 FPGA GTP Transceivers XAPP1076 v1.0 December 15, 2010 Summary Author: Reed Tidwell The triple-rate serial digital interface (SDI) supporting the SMPTE SD-SDI, HD-SDI, and 3G-SDI standards is widely used in professional broadcast video equipment. SDI interfaces are
|
Original
|
xapp1076smpte 352ctxil671smpte 425+6circuit diagram video transmitter and receiverexample ml605sp605spartan-6 gtp1080sf24si5324
|
PDF
|
16 BIT ALU design with verilog/vhdl code
Abstract: 32 BIT ALU design with verilog/vhdl code 8 BIT ALU design with verilog/vhdl code vhdl code for FFT 32 point vhdl for 8 point fft verilog code for ALU implementation verilog for 8 point fft vhdl for 8 point fft in xilinx 8 bit sequential multiplier VERILOG FSM VHDL
Contextual Info: Application Note 3 Synopsys/Xilinx High Density Design Methodology Using FPGA Compiler XAPP107 August 6, 1998 Version 1.0 3* Written by: Bernardo Elayda & Ramine Roane Summary This paper describes design practices to synthesize high density designs (i.e. over 100k gates), composed of large
|
Original
|
xapp107xc4000x16 bit alu design with verilog/vhdl code32 bit alu design with verilog/vhdl code+88 bit alu design with verilog/vhdl codevhdl code for fft 32 pointvhdl for 8 point fftverilog code for alu implementationverilog for 8 point fftvhdl for 8 point fft in xilinx8 bit sequential multiplier verilogfsm vhdl
|
PDF
|
example ml605 FMC 150
Abstract: XAPP1071 VHDL code for ADC and DAC SPI with FPGA OSERDES VHDL code for ADC and DAC SPI with FPGA spartan 3 example ml605 FMC-101 Verilog code for ADC and DAC SPI with FPGA XC6VLX240T-2-FF1156 ISERDES
Contextual Info: Application Note: Virtex-6 FPGAs Connecting Virtex-6 FPGAs to ADCs with Serial LVDS Interfaces and DACs with Parallel LVDS Interfaces XAPP1071 v1.0 June 23, 2010 Author: Marc Defossez Summary This application note describes how to utilize the dedicated deserializer (ISERDES) and
|
Original
|
xapp1071example ml605 fmc 150vhdl code for adc and dac spi with fpgaoserdes+6vhdl code for adc and dac spi with fpga spartan 3example ml605fmc-101verilog code for adc and dac spi with fpgaxc6vlx240t-2-ff1156iserdes
|
PDF
|
interfacing cpld xc9572 with keyboard
Abstract: VERIFY 93K template 34992 XC95288XL evaluation board schematic XCR3032C XcxxX xilinx logicore core dds XC2S15-VQ100 creative labs model 3400 FXS-100
Contextual Info: The Programmable Logic Data Book 2000 R R , XC2064, NeoCAD PRISM, XILINX Block Letters , XC-DS501, NeoROUTE, XC3090, FPGA Architect, XC4005, FPGA Foundry, XC5210, Timing Wizard, NeoCAD, TRACE, NeoCAD EPIC, XACT are registered trademarks of Xilinx, Inc. , all XC-prefix product designations, AllianceCore, Alliance Series, BITA, CLC, Configurable Logic Cell, CoolRunner, Dual Block, EZTag, Fast CLK, FastCONNECT,
|
Original
|
xc2064xc-ds501xc3090xc4005+11xc5210interfacing cpld xc9572 with keyboardverify 93k template34992xc95288xl evaluation board schematicxcr3032cxcxxxxilinx logicore core ddsxc2s15-vq100creative labs model 3400fxs-100
|
PDF
|
matched filter in vhdl
Abstract: XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Notes Summaries Title Size Summary Family Design Loadable Binary Counters 40 KB XAPP004 XC3000 VIEWlogi OrCAD Register Based FIFO 60 KB XAPP005 XC3000 VIEWlogi OrCAD Boundary Scan Emulator for XC3000 80 KB XAPP007 XC3000
|
Original
|
q4-01xc3000xc4000exc4000+11xc4000/xc5200matched filter in vhdlxapp012insight spartan-ii demo boardvhdl code for crossbar switchxapp029verilog code for cdma transmitterfpga virtex 6 pin configurationxapp005verilog code for 16 kb ramverilog code for crossbar switch
|
PDF
|
XAPP029
Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.
|
Original
|
q4-01xapp004xapp005xc3000+16desi49xc18v00xc9500xlxc9500xvxapp501xc9500xapp029adc controller vhdl codeverilog rtl code of crossbar switch12-bit adc interface vhdl code for fpgavhdl code for pn sequence generatorinsight spartan-ii demo boardxapp172xilinx xc3000 seu testingverilog hdl code for triple modular redundancyparallel to serial conversion vhdl ieee paper
|
PDF
|