matched filter in vhdl
Abstract: XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Notes Summaries Title Size Summary Family Design Loadable Binary Counters 40 KB XAPP004 XC3000 VIEWlogi OrCAD Register Based FIFO 60 KB XAPP005 XC3000 VIEWlogi OrCAD Boundary Scan Emulator for XC3000 80 KB XAPP007 XC3000
|
Original
|
q4-01xc3000xc4000exc4000+11xc4000/xc5200matched filter in vhdlxapp012insight spartan-ii demo boardvhdl code for crossbar switchxapp029verilog code for cdma transmitterfpga virtex 6 pin configurationxapp005verilog code for 16 kb ramverilog code for crossbar switch
|
PDF
|
XAPP029
Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
Contextual Info: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.
|
Original
|
q4-01xapp004xapp005xc3000+16desi49xc18v00xc9500xlxc9500xvxapp501xc9500xapp029adc controller vhdl codeverilog rtl code of crossbar switch12-bit adc interface vhdl code for fpgavhdl code for pn sequence generatorinsight spartan-ii demo boardxapp172xilinx xc3000 seu testingverilog hdl code for triple modular redundancyparallel to serial conversion vhdl ieee paper
|
PDF
|
loadable counter
Abstract: 3-bit counter "XOR Gate" loadable 4 bit counter xilinx XAPP004O XAPP004V X1971A
Contextual Info: Loadable Binary Counters XAPP 004.002 Application Note By BERNIE NEW Summary The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter. Up, down and up/down
|
Original
|
xc3100a-2xc3000a/xc3100a16-bit32-bit+8x1973loadable counter3-bit counterxor gateloadable 4 bit counter xilinxxapp004oxapp004vx1971a
|
PDF
|
MZ80 sensor
Abstract: crt monitor circuit diagram intex 171 8086 microprocessor based project on weight AT89C51 opcode SL100 pin configuration interfacing Atmel 89C51 with ir sensors Block Diagram of 8279 micro processor generation of control signals in 89c51 micro keypad 4x6 matrix led interfacing with 89C51
Contextual Info: R 1. Introduction 2. LogiCORE Products 3. AllianceCORE Products 4. LogiBLOX 5. Reference Designs Section Titles R Table of Contents Introduction Introduction Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1-2
|
Original
|
xc4000-seriesxc3000xc4000xc5000+13xapp028xapp028vxapp028omz80 sensorcrt monitor circuit diagram intex 1718086 microprocessor based project on weightat89c51 opcodesl100 pin configurationinterfacing atmel 89c51 with ir sensorsblock diagram of 8279 micro processorgeneration of control signals in 89c51 microkeypad 4x6 matrixled interfacing with 89c51
|
PDF
|