OSERDES
Abstract: oserdes2 DDR spartan6 XAPP1064 ISERDES2 oserdes2 serdes clock_generator_ddr_s8_diff ISERDES spartan 6 SP601 Clock-Generator
Contextual Info: Application Note: Spartan-6 FPGAs Source-Synchronous Serialization and Deserialization up to 1050 Mb/s XAPP1064 (v1.0) December 23, 2009 Author: NIck Sawyer Summary Spartan -6 devices contain input SerDes (ISERDES) and output SerDes (OSERDES) blocks. These primitives simplify the design of serializing and deserializing circuits, while allowing
|
Original
|
xapp1064oserdesoserdes2 ddr spartan6iserdes2+6oserdes2serdesclock_generator_ddr_s8_diffiserdes spartan 6sp601clock-generator
|
PDF
|
ISERDES
Abstract: ISERDES spartan 6 OSERDES SRL16 XAPP721
Contextual Info: Application Note: Virtex-4 FPGAs R XAPP721 v2.2 July 29, 2009 High-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES Author: Maria George Summary This application note describes a data capture technique for a high-performance DDR2 SDRAM interface. This technique uses the Input Serializer/Deserializer (ISERDES) and Output
|
Original
|
xapp72164-bit72-bitiserdes+3iserdes spartan 6oserdessrl16
|
PDF
|
XAPP1064
Abstract: BUFIO2 ISERDES2 OSERDES iodelay ISERDES spartan 6 serdes oserdes2 DDR spartan6 ISERDES oserdes2
Contextual Info: Application Note: Spartan-6 FPGAs Source-Synchronous Serialization and Deserialization up to 1050 Mb/s XAPP1064 (v1.1) June 3, 2010 Author: NIck Sawyer Summary Spartan -6 devices contain input SerDes (ISERDES) and output SerDes (OSERDES) blocks. These primitives simplify the design of serializing and deserializing circuits, while allowing
|
Original
|
xapp1064bufio2iserdes2oserdes+6iodelayiserdes spartan 6serdesoserdes2 ddr spartan6iserdesoserdes2
|
PDF
|
example ml605 FMC 150
Abstract: XAPP1071 VHDL code for ADC and DAC SPI with FPGA OSERDES VHDL code for ADC and DAC SPI with FPGA spartan 3 example ml605 FMC-101 Verilog code for ADC and DAC SPI with FPGA XC6VLX240T-2-FF1156 ISERDES
Contextual Info: Application Note: Virtex-6 FPGAs Connecting Virtex-6 FPGAs to ADCs with Serial LVDS Interfaces and DACs with Parallel LVDS Interfaces XAPP1071 v1.0 June 23, 2010 Author: Marc Defossez Summary This application note describes how to utilize the dedicated deserializer (ISERDES) and
|
Original
|
xapp1071example ml605 fmc 150vhdl code for adc and dac spi with fpgaoserdes+6vhdl code for adc and dac spi with fpga spartan 3example ml605fmc-101verilog code for adc and dac spi with fpgaxc6vlx240t-2-ff1156iserdes
|
PDF
|
ISERDES
Abstract: OSERDES XAPP721 SRL16
Contextual Info: Application Note: Virtex-4 FPGAs R XAPP721 v2.0 March 12, 2007 High-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES Author: Maria George Summary This application note describes a data capture technique for a high-performance DDR2
|
Original
|
xapp72164-bit72-bitiserdes+2oserdessrl16
|
PDF
|
UG365
Abstract: UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 DSP48E1 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA
Contextual Info: → 11 Virtex-6 Family Overview DS150 v2.4 January 19, 2012 Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on
|
Original
|
ds150dsp48e1ug369ug368+12xc6vlx760ug370ug373ug365ug-361xc6vlx240t ug365xc6vlx240t-1ffg1156virtex-6 ug362write operation using ram in fpgaxc6vlx240tvirtex-6 ug373frequency detection using fpga
|
PDF
|
DSP48E1
Abstract: FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150
Contextual Info: 11 Virtex-6 Family Overview DS150 v2.1 November 6, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on
|
Original
|
ds150ug364ug366xc6vlx760+13ug371xc6vhx250txc6vhx380tff1154dsp48e1ug369fpga virtex 6 lxtvirtex 6 xc6vsx475txc6vlx240t-1ffg1156binary multipliersug-361virtex+61000base-x
|
PDF
|
|
Contextual Info: Spartan-6 FPGA Clocking Resources User Guide UG382 v1.8 June 20, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
ug382 |
PDF
|
|
Contextual Info: Artix-7 FPGAs Data Sheet: DC and Switching Characteristics DS181 v1.6 April 17, 2013 Product Specification Introduction Artix -7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two VCCINT voltages, 0.9V
|
Original
|
ds181 |
PDF
|
|
Contextual Info: Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics DS183 v1.18 November 26, 2013 Product Specification Introduction Virtex -7 T and XT FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance.
|
Original
|
ds183 |
PDF
|
|
Contextual Info: 7 Series FPGAs Clocking Resources User Guide UG472 v1.8 August 7, 2013 The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
ug4725x36kdsp48xc7a200t |
PDF
|
LPDDR KINTEX 7
Abstract: SPARTAN-6 spartan6 ug384 XA6SLX75
Contextual Info: 10 XA Spartan-6 Automotive FPGA Family Overview DS170 v1.3 December 13, 2012 Product Specification General Description The Xilinx Automotive (XA) Spartan -6 family of FPGAs provides leading system integration capabilities with the lowest total cost for highvolume automotive applications. The ten-member family delivers expanded densities ranging from 3,840 to 101,261 logic cells and faster,
|
Original
|
ds170ug382ug393ug394+5lpddr kintex 7spartan-6spartan6ug384xa6slx75
|
PDF
|
|
Contextual Info: XA Zynq-7000 All Programmable SoC Overview DS188 v1.1 June 4, 2014 Advance Product Specification XA Zynq-7000 All Programmable SoC First Generation Architecture The XA Zynq -7000 Automotive family is based on the Xilinx All Programmable SoC architecture. These
|
Original
|
zynq-7000ds188 |
PDF
|
DSP48
Abstract: DSP48A DSP48E DSP48E1 PPC405 PPC440 UG112 iodelay UG440 LX240T
Contextual Info: XPower Estimator User Guide [Guide Subtitle] [optional] UG440 v4.0 May 3, 2010 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug440dsp48dsp48adsp48e+6dsp48e1ppc405ppc440ug112iodelaylx240t
|
PDF
|
|
|
XQ4VSX55
Abstract: xq4vlx25 XQ4VLX60-10FF668M XQ4VLX40 XQ4VFX60 xq4vlx60 XQ4VFX60-10EF672M XQ4VLX40-10FF668M XQ4VLX100 Virtex 4Q
Contextual Info: Virtex-4Q FPGA Data Sheet: DC and Switching Characteristics R DS595 v1.6 April 27, 2010 Product Specification Virtex-4Q FPGA Electrical Characteristics Defense-grade Virtex -4Q FPGAs are available in -10 speed grade and are qualified for industrial (TJ = –40°C to +100°C),
|
Original
|
ds595xq4vsx55xq4vlx25xq4vlx60-10ff668m+7xq4vlx40xq4vfx60xq4vlx60xq4vfx60-10ef672mxq4vlx40-10ff668mxq4vlx100virtex 4q
|
PDF
|
iodelay
Abstract: XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE
Contextual Info: Application Note: Virtex-6 FPGAs SFI-4.1 16-Channel SDR Interface with Bus Alignment Using Virtex-6 FPGAs XAPP880 v1.0 February 10, 2010 Author: Vasu Devunuri Summary This application note describes an SFI-4.1 reference design that implements the OIF-SFI4-01.01 interface [Ref 1], a 16-channel, source-synchronous LVDS interface operating
|
Original
|
16-channelxapp880oif-sfi4-01iodelay+8oserdespmbus verilogfifo18e1ml605iserdesexample ml605xapp855samtec qse
|
PDF
|
UG366
Abstract: LX760
Contextual Info: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.5 May 17, 2013 Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA
|
Original
|
ds152ug366lx760 |
PDF
|
XQ7A200T
Contextual Info: 12 Defense-Grade 7 Series FPGAs Overview DS185 v1.0 May 10, 2013 Advance Product Specification General Description Xilinx Defense-grade 7 series FPGAs comprise three FPGA families that address the complete range of system requirements, ranging from low cost,
|
Original
|
ds185xq7a200t |
PDF
|
UG480
Contextual Info: Artix-7 FPGAs Data Sheet: DC and Switching Characteristics Product Specification DS181 v1.6 April 17, 2013 Introduction Artix -7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two VCCINT voltages, 0.9V
|
Original
|
ds181ug480 |
PDF
|
RX-6 TX-6
Abstract: DS209 IXP2800 ML450 ML550 VIRTEX-5 DDR PHY DCM02
Contextual Info: SPI-4.2 v8.4 DS209 August 8, 2007 Product Specification Introduction LogiCORE Facts Core Specifics Device Family Alignment Type Performance Mbps /Speed LUT/Flop Pairs 64-bit static 622–700/-1,-2,-3 Rx: 2000 Tx: 2600 Rx: 6 Tx: 6 128-bit static 622–700/-1,-2,-3
|
Original
|
ds20964-bitoif-spi4-02rx-6 tx-6+5ixp2800ml450ml550virtex-5 ddr phydcm02
|
PDF
|
XQR5VFX130-CF1752
Abstract: XQR5VFX
Contextual Info: Radiation-Hardened, Space-Grade Virtex-5QV FPGA Data Sheet: DC and Switching Characteristics DS692 v1.2 July 24, 2013 Product Specification Virtex-5QV FPGA Electrical Characteristics Radiation-hardened Virtex -5QV FPGAs are available in the -1 speed grade only. Virtex-5QV FPGA DC and AC
|
Original
|
ds692ds192ug520ug190+3ug191xqr5vfx130-cf1752xqr5vfx
|
PDF
|
|
Contextual Info: → 9 Defense-Grade Virtex-6Q Family Overview DS155 v1.1 February 8, 2012 Product Specification General Description The Defense-Grade Virtex -6Q family provides the most advanced features in the Aerospace & Defense FPGA market and represents the 3rd generation of secure silicon architecture products from Xilinx. Virtex-6Q FPGAs are the programmable silicon foundation for
|
Original
|
ds155 |
PDF
|
|
Contextual Info: 89 Spartan-6 FPGA Data Sheet: DC and Switching Characteristics Product Specification DS162 v3.0 October 17, 2011 Spartan-6 FPGA Electrical Characteristics Spartan -6 LX and LXT FPGAs are available in various speed grades, with -3 having the highest performance. The DC and
|
Original
|
ds162 |
PDF
|
XQR4VSX55
Abstract: xqr4vlx200 Virtex-4 UG070 UG071 UG072 UG073 XQR4VFX140 Virtex-4 thermal resistance LVCMOS33
Contextual Info: Radiation-Tolerant Virtex-4 QPro-V FPGAs: DC and Switching Characteristics R DS680 v1.1 December 16, 2008 Preliminary Product Specification Virtex-4 QPro-V FPGA Electrical Characteristics Virtex -4 QPro -V FPGAs are available in -10 speed grade and qualified for military (TJ = –55° C to +125° C)
|
Original
|
ds680xqr4vsx55xqr4vlx200virtex-4+7ug070ug071ug072ug073xqr4vfx140virtex-4 thermal resistancelvcmos33
|
PDF
|