Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    X36OUT Search Results

    X36OUT Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    IDT72T51236

    Abstract: IDT72T51246 IDT72T51256
    Contextual Info: 2.5V MULTI-QUEUE FIFO 4 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51236  Total Available Memory = 589,824 bits


    Original
    idt72t51236idt72t51246idt72t51256-idt72t51236+6-idt72t5tobb256-172t5123672t5134672t51256drw35 PDF

    72T51436

    Abstract: 72T51446 IDT72T51436 IDT72T51446 IDT72T51456 multi-queue
    Contextual Info: 2.5V MULTI-QUEUE FIFO 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51436  Total Available Memory = 589,824 bits


    Original
    idt72t51436idt72t51446idt72t51456bb256-1+572t5143672t5144672t51456drw37multi-queue PDF

    72T51546

    Abstract: 72T51556 IDT72T51546 IDT72T51556
    Contextual Info: 2.5V MULTI-QUEUE FIFO 32 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits FEATURES: • • • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51546  Total Available Memory = 1,179,648 bits


    Original
    idt72t51546idt72t51556bb256-172t51546+272t51556drw37 PDF

    D1825

    Abstract: d1833 AN-265 D1531
    Contextual Info: APPLICATION NOTE AN-265 BUS MATCHING WITH IDT FIFOs BUS MATCHING The following diagrams show how an external byte-oriented bus should be mapped to the 9-bit oriented FIFO. The Bus Matching feature offered in the SuperSync II family is a powerful feature designed to eliminate external MUXes. When used in applications where


    Original
    an-26536-bit16-bit32-bit+9idt72v263idt72v273idt72v283idt72v293idt72v2103idt72v2113d1825d1833d1531 PDF

    Contextual Info: 3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 36 BIT WIDE CONFIGURATION IDT72V51546 IDT72V51556 1,179,648 bits 2,359,296 bits • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51546  Total Available Memory = 1,179,648 bits


    Original
    idt72v51546idt72v51556drw39 PDF

    IDT72T51336

    Abstract: IDT72T51346 IDT72T51356
    Contextual Info: PRELIMINARY IDT72T51336 IDT72T51346 IDT72T51356 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72t51336idt72t51346idt72t5135672t51336+372t5134672t51356drw42 PDF

    IDT72T51236

    Abstract: IDT72T51246 IDT72T51256
    Contextual Info: PRELIMINARY IDT72T51236 IDT72T51246 IDT72T51256 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 4 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72t51236idt72t51246idt72t5125672t51236+372t5124672t51256drw42 PDF

    Contextual Info: 3.3V MULTI-QUEUE FIFO 32 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits FEATURES: • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51546  Total Available Memory = 1,179,648 bits


    Original
    idt72v51546idt72v51556bb256-172v51546+272v51556drw37 PDF

    Contextual Info: 3.3V MULTI-QUEUE FIFO 4 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51236  Total Available Memory = 589,824 bits


    Original
    idt72v51236idt72v51246idt72v51256-idt72v51236+3-idt72v51246-idt72v51256drw35 PDF

    Contextual Info: 3.3V MULTI-QUEUE FIFO 4 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51236  Total Available Memory = 589,824 bits


    Original
    idt72v51236idt72v51246idt72v51256-idt72v51236+3-idt72v51246-idt72v51256bb256-1 PDF

    Contextual Info: 3.3V MULTI-QUEUE FIFO 32 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits FEATURES: • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51546  Total Available Memory = 1,179,648 bits


    Original
    idt72v51546idt72v51556bb256-172v51546+272v51556drw37 PDF

    Contextual Info: 3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits FEATURES: " " " " " " " " " " " " " Choose from among the following memory density options: IDT72V51436 # Total Available Memory = 589,824 bits


    Original
    idt72v51436idt72v51446idt72v51456idt72v51w-control+1drw39 PDF

    IDT72T51256

    Abstract: IDT72T51236 IDT72T51246
    Contextual Info: ADVANCE INFORMATION IDT72T51236 IDT72T51246 IDT72T51256 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 4 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72t51236idt72t51246idt72t5125672t51236+372t5124672t51256drw42 PDF

    IDT72V51336

    Abstract: IDT72V51346 IDT72V51356
    Contextual Info: 3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits FEATURES: • • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51336 ⎯ Total Available Memory = 589,824 bits


    Original
    idt72v51336idt72v51346idt72v51356-idt72v51336+3-idt72v51346-idt72v51356drw37 PDF

    IDT72V51436

    Abstract: IDT72V51446 IDT72V51456
    Contextual Info: PRELIMINARY IDT72V51436 IDT72V51446 IDT72V51456 3.3V MULTI-QUEUE FIFO 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • FEATURES: • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72v51436idt72v51446idt72v51456idt72v51its+1drw37 PDF

    6114

    Abstract: IR P 648 H Q19B
    Contextual Info: ADVANCE INFORMATION IDT72T51336 IDT72T51346 IDT72T51356 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72t51336idt72t51346idt72t5135672t51336+672t5134672t51356drw426114ir p 648 hq19b PDF

    PAE2-R13

    Abstract: IDT72T51436 IDT72T51446 IDT72T51456
    Contextual Info: PRELIMINARY IDT72T51436 IDT72T51446 IDT72T51456 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • FEATURES: • • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72t51436idt72t51446idt72t5145672t51436+472t5144672t51456drw44pae2-r13 PDF

    Contextual Info: 3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits • • • FEATURES: • • • • • • • • • • • Choose from among the following memory density options: IDT72V51436  Total Available Memory = 589,824 bits


    Original
    idt72v51436idt72v51446idt72v51456idt72v514-queue+1drw39 PDF

    Contextual Info: 3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits • • • FEATURES: • • • • • • • • • • Choose from among the following memory density options: IDT72V51336  Total Available Memory = 589,824 bits


    Original
    idt72v51336idt72v51346idt72v51356-idt72v51336+2-idt72v51346drw37 PDF

    Contextual Info: 2.5V SEQUENTIAL FLOW-CONTROL DEVICE 36 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM FEATURES • IDT Standard mode or FWFT mode of operation • Empty and full flags for monitoring memory status • Programmable Almost-Empty and Almost-Full flags, each flag


    Original
    128mb256mbbb32472t6360 PDF

    Contextual Info: PRELIMINARY IDT72V51336 IDT72V51346 IDT72V51356 3.3V MULTI-QUEUE FIFO 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72v51336idt72v51346idt72v51356-idt72v51336+3-idt72v51346-idt72v5135672v51336 PDF

    Contextual Info: 3.3V MULTI-QUEUE FIFO 32 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits FEATURES: • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51546  Total Available Memory = 1,179,648 bits


    Original
    idt72v51546idt72v5155672v5154672v51556+1drw37 PDF

    Contextual Info: 3.3V MULTI-QUEUE FIFO 32 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits FEATURES: • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51546  Total Available Memory = 1,179,648 bits


    Original
    idt72v51546idt72v51556bb256-172v51546+272v51556drw37 PDF

    Contextual Info: PRELIMINARY IDT72V51436 IDT72V51446 IDT72V51456 3.3V MULTI-QUEUE FIFO 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • • Choose from among the following memory density options:


    Original
    idt72v51436idt72v51446idt72v51456idt72v514ower+1drw37 PDF