RX-2C G
Abstract: tx2c transmitter TX 2E 1240 picosecond tx-2b equivalent Gigabyte 848 TX-2B RX-2B ROSENBERGER RX_2B XENPAK70
Contextual Info: Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide UG076 v4.1 November 2, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug0768b/10brx-2c gtx2c transmitter+8tx 2e1240 picosecondtx-2b equivalentgigabyte 848tx-2b rx-2brosenbergerrx_2bxenpak70
|
PDF
|
AM3 pinout diagram
Abstract: SX35 SX35 virtex XC4VLX25-SF363 AM1 marking FF1148 UG075 The Virtex-4 LC system board K155 AH512
Contextual Info: Virtex-4 FPGA Packaging and Pinout Specification UG075 v3.3 September 19, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug07510cesnl10cesnram3 pinout diagram+8sx35sx35 virtexxc4vlx25-sf363am1 markingff1148the virtex-4 lc system boardk155ah512
|
PDF
|
MP21608S221A
Abstract: UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB
Contextual Info: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v2.1 November 17, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug198mp21608s221aferrite-220gtx tile oversampling recovered clock+6rosenbergerverilog code for linear interpolation filteraurora gtxblm15hb221sn1gearbox revmaxim dvb
|
PDF
|
ug196
Abstract: johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1
Contextual Info: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.0 June 10, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug196johnson tilesgtx tile oversampling recovered clockxc5vlx30t-ff323+6aurora gtxrosenbergerxc5vsx50tff6652f-15ucf virtex-4blm15hb221sn1
|
PDF
|
South Bridge ALI M1535
Abstract: alaska atx 250 p4 ALi M1535D marvell ibis 88e1111 fsp250-60 ali m1535 m1535d manual ALi M1535D marvell ibis M1535
Contextual Info: ML410 Embedded Development Platform User Guide UG085 v1.7.2 December 11, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ml410ug085ug018ds302+12ug076ds080south bridge ali m1535alaska atx 250 p4ali m1535dmarvell ibis 88e1111fsp250-60ali m1535m1535dmanual ali m1535dmarvell ibism1535
|
PDF
|
sgmii specification ieee
Abstract: ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e
Contextual Info: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.2 DS264 January 18, 2012 Product Specification Introduction The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access
|
Original
|
1000base-xds264eng-46158sgmii specification ieee+8virtex-71000base-x sfp sgmiitraffic light controller vhdl codingverilog hdl code for traffic light controliserdesspartan 6 ethernetvhdl ethernet spartan 3avhdl ethernet spartan 3e
|
PDF
|
XC4VFX60-10FF1152C
Abstract: XAPP704
Contextual Info: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v2.0 December 11, 2006 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance.
|
Original
|
ds302xc4vfx60-10ff1152cxapp704 |
PDF
|
XAPP705
Contextual Info: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v3.0 September 28, 2007 Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance. Virtex-4 DC and AC characteristics are specified for both
|
Original
|
ds302s8/10/07xc4vfx140xc4vfx40+2xc4vfx100xapp705
|
PDF
|
UG196
Abstract: MP21608S221A xc5vlx30t-ff323 XC5VLX155T-FF1738 XC5VSX50TFF665 direct sequence spread spectrum virtex-5 FERRITE-220 FF1136 XC5VLX30T-FF665 XC5VLX110T-FF1738
Contextual Info: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.1 December 3, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug196time16mp21608s221axc5vlx30t-ff323+7xc5vlx155t-ff1738xc5vsx50tff665direct sequence spread spectrum virtex-5ferrite-220ff1136xc5vlx30t-ff665xc5vlx110t-ff1738
|
PDF
|
traffic light controller vhdl coding
Abstract: ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control
Contextual Info: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 DS264 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access
|
Original
|
1000base-xds264eng-46158traffic light controller vhdl coding+81000base-x sfp sgmiisgmii specification ieee1000base-x xilinxverilog code for 10 gb ethernetvhdl code for mac transmittervhdl code for ethernet mac spartan 3gtx 970verilog hdl code for traffic light control
|
PDF
|
OPB AC97 Sound Controller
Abstract: digital mixer verilog code MGTs transistor C458 33OUF Dallas DS123 XC2VP30 AC97 XCF32P LXT972
Contextual Info: Xilinx University Program Virtex-II Pro Development System Hardware Reference Manual UG069 v1.2 July 21, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug069com/ds/lm/lm4550com/docs/prod/folders/print/tpa6111a2com/ds/fm/fms3818+16edu/ece412/references/xup/lxt972com/lit/ds/symlink/tps54616c1003c1144c1020p1552opb ac97 sound controllerdigital mixer verilog codemgtstransistor c45833oufdallas ds123xc2vp30ac97xcf32plxt972
|
PDF
|
ML421
Abstract: 2310 fx ML320 ML423 ML325 sp002 DS083 DS112 ML321 ML323
Contextual Info: Aurora v3.0 DS128 September 19, 2008 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Aurora core implements the Aurora protocol on Virtex -II Pro and Virtex-4 FX FPGAs. The core can use up to 20 Virtex-II Pro or 24 Virtex-4 FPGA RocketIO™ multi-gigabit transceivers
|
Original
|
ds128ml4212310 fxml320+7ml423ml325sp002ds083ds112ml321ml323
|
PDF
|
ML421
Abstract: LX110T microblaze v7 td 232 v8 XAPP955 virtex 5 fpga ethernet to pc ChipScope XILINX/FPGA Virtex 6 RS232 Driver DS11 GT11
Contextual Info: Application Note: 10-Gigabit Ethernet Hardware Demonstration Platform 10-Gigabit Ethernet Hardware Demonstration Platform R XAPP955 v1.3 September 19, 2008 Summary This 10-Gigabit Ethernet Hardware Demonstration Platform application note describes the functionality of the LogiCORE IP 10-Gigabit Ethernet and XAUI cores in Xilinx FPGA
|
Original
|
10-gigabitxapp95510gemacml421+8lx110tmicroblaze v7td 232 v8virtex 5 fpga ethernet to pcchipscopexilinx/fpga virtex 6 rs232 driverds11gt11
|
PDF
|
UG071
Abstract: xilinx code for 8-bit serial adder xc4vlx40 pin PRBS7
Contextual Info: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v1.14.1 June 23, 2006 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, -10 speed grades, with -12 having the highest performance.
|
Original
|
ds302ug071xilinx code for 8-bit serial adderxc4vlx40 pin+1prbs7
|
PDF
|
|
|
|
Contextual Info: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v1.17 October 6, 2006 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance.
|
Original
|
ds302xc4vfx12-11xc4vfx20-11xc4vfx60-11+1xc4vfx100-11
|
PDF
|
|
Contextual Info: í ChipScope Pro 13.1 Software and Cores User Guide [] UG029 v13.1 March 1, 2011 [] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
ug029ug192ug370 |
PDF
|
XQR4VSX55
Abstract: CF1140 CF1509 AM3 pinout diagram VIRTEX 4 LX200 CF1144 xqr4vlx200 UG-496 UG070 am24 "pin compatible"
Contextual Info: Virtex-4 QV FPGA FPGA Ceramic Ceramic Packaging and Packaging Pinout Specifications and [Guide Subtitle] [optional] UG496 v1.0 April 2, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ug496cf1140cf1144fx140+9lx200cf1509xqr4vsx55am3 pinout diagramvirtex 4 lx200xqr4vlx200ug-496ug070am24 "pin compatible
|
PDF
|
verilog code of prbs pattern generator
Abstract: free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code for 16 prbs generator vhdl code 16 bit LFSR prbs pattern generator prbs using lfsr
Contextual Info: Application Note: Virtex-4 Family of FPGAs R Virtex-4 RocketIO Bit-Error Rate Tester Author: Vinod Kumar Venkatavaradan XAPP713 v1.1 April 18, 2007 Summary This application note describes the implementation of a Virtex -4 RocketIO™ bit-error rate tester (XBERT) reference design. The XBERT reference design generates and verifies nonencoded or 8B/10B-encoded high-speed serial data on one or multiple point-to-point links
|
Original
|
xapp7138b/10b-encoded40-bitverilog code of prbs pattern generator+9free verilog code of prbs pattern generatorverilog code 16 bit lfsr in prbsvhdl code for 16 bit lfsr in prbsverilog code 16 bit lfsrverilog code 8 bit lfsr in scramblervhdl code for 16 prbs generatorvhdl code 16 bit lfsrprbs pattern generatorprbs using lfsr
|
PDF
|
ML421
Abstract: ug070 ML424 ACE FLASH 4VFX100 XAPP713 ML423 ML425 XC4VFX140 XC4VFX20
Contextual Info: Virtex-4 RocketIO Bit-Error Rate Tester User Guide ML42x Development Platforms UG242 v1.0 June 22, 2006 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate
|
Original
|
ml42xug242communicati803ae-2002+10ml421ug070ml424ace flash4vfx100xapp713ml423ml425xc4vfx140xc4vfx20
|
PDF
|
FTRJ8519P1
Abstract: qlogic 2300 verilog code for fibre channel SP2111 FTRJ8519P1xNL X3-297-1997 FTRJ-8519 FTRJ-851 ftrj8519 R2002
Contextual Info: Fibre Channel v3.4 DS270 April 24, 2009 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Fibre Channel FC core provides a flexible core for use in any non-loop FC port and can run at 1, 2, and 4 Gbps. The FC core includes credit management features as well as the FC (old) Port State
|
Original
|
ds270virtex-414vfx20ftrj8519p1+9qlogic 2300verilog code for fibre channelsp2111ftrj8519p1xnlx3-297-1997ftrj-8519ftrj-851ftrj8519r2002
|
PDF
|
V4FX60
Abstract: ML424 ML421 V4FX20 MPA06 ML423 F1 J37 J119 RocketIO j131
Contextual Info: ML42x User Guide Virtex-4 FX FPGA RocketIO Characterization Platform UG087 v1.3 May 30, 2008 R P/N 0402349-02 R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ml42xug087mpd00mpd01+16mpd02mpd03mpd04mpd05mpd06mpd07v4fx60ml424ml421v4fx20mpa06ml423f1 j37j119rocketioj131
|
PDF
|
FF1148 raw material properties
Abstract: BIM G18 Y1 XQ4VSX55 xc4vlx25-10ffg668 XC4VFX60 ROCKETIO H8 hitachi programming manual Hearing Aid Circuit Diagram spartan ucf file 6 Virtex4 XC4VFX60 UG072 xi
Contextual Info: QPro Virtex-4 Extended Temperature FPGAs DC and Switching Characteristics R DS595 v1.2 December 20, 2007 Preliminary Product Specification QPro Virtex-4 Electrical Characteristics QPro Virtex™-4 FPGAs are available in -10 speed grade and qualified for industrial (TJ = –40°C to +100°C), and for
|
Original
|
ds59510cesnl10cesnr10ces+1210cesnug075ff1148 raw material propertiesbim g18 y1xq4vsx55xc4vlx25-10ffg668xc4vfx60 rocketioh8 hitachi programming manualhearing aid circuit diagramspartan ucf file 6virtex4 xc4vfx60ug072 xi
|
PDF
|
XC4vfx12 ff668
Abstract: xc4vfx100-11
Contextual Info: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v2.3 August 10, 2007 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance.
|
Original
|
ds302ug070xc4vfx12 ff668xc4vfx100-11 |
PDF
|
AD9520-x
Abstract: AD9516 AD9520 AD9522 CR10 AD9520Eval
Contextual Info: Evaluation Board User Guide UG-076 One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com AD9520-x Evaluation Board FEATURES GENERAL DESCRIPTION Simple power connection using 6 V wall adapter and
|
Original
|
ug-076ad9520-xug08746-0-1/10ad9516+4ad9520ad9522cr10ad9520eval
|
PDF
|