TS-42 RESET Search Results
TS-42 RESET Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54F273/QSA | Rochester Electronics LLC | 54F273 - Flip-Flop, D-Type, 8-Bit, Edge-Triggered, With Asynchronous Master Reset - Dual marked (5962-8855001SA) |
|
||
| 54F273/QRA | Rochester Electronics LLC | 54F273 - Flip-Flop, D-Type, 8-Bit, Edge-Triggered, With Asynchronous Master Reset - Dual marked (5962-8855001RA) |
|
||
| 54F273/Q2A | Rochester Electronics LLC | 54F273 - Flip-Flop, D-Type, 8-Bit, Edge-Triggered, With Asynchronous Master Reset - Dual marked (5962-88550012A) |
|
||
| TPS3840PL42DBVR | Texas Instruments | Nanopower high-input voltage supervisor with manual reset and programmable-reset time delay |
|
|
|
| TPS3840PL34DBVR | Texas Instruments | Nanopower high-input voltage supervisor with manual reset and programmable-reset time delay |
|
|
TS-42 RESET Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: HPFC-5100, HPFC-5166 Tachyon TL and TS 42 PM Mass Storage Fibre Channel ICs PRODUCT OVERVIEW Released Product Brief :0 10 6 00 ,2 ch 66 MHz 3M ar • Loop Map, Loop Broadcast, Loop Directed Reset, and Loop Bypass Support • TL/TS is a Little Endian Device note that the PCI bus is Little Endian |
Original |
hpfc-5100hpfc-516616-entry388-pin+1 | |
PLESSEY CLA
Abstract: full adder circuit using nor gates Plessey PLESSEY CLA2000 CLA21XX CLA2000 SERIES plessey semi-custom
|
OCR Scan |
7sh0s13t-42-11-09cla2000plessey cla+6 | |
|
Contextual Info: 42 PM PM2329 ClassiPI Network Classification Processor Datasheet te ep nd ay ,1 6S ClassiPI m be r, 20 07 10 :0 3: PM2329 Datasheet Proprietary and Confidential HS Pa r ts Ma na g em en tI nc .o fI HS IN C on Su Network Classification Processor by I Copyright 2005 PMC-SIerra, Inc. All rights reserved |
Original |
pm2329pmc-2010146pm2329-bgcpm2329-bc+1 | |
ATV750-20DI
Abstract: V750L ATV750 ATV750L-30 ATV750-20DC
|
OCR Scan |
atv750/l24-pln300-mil24dw3+8 | |
STM32F101
Abstract: JTAG stm32f101 USART2 USART3 PC14-OSC32 PC13-ANTI MCBSTM32 MCBSTM32-v1.1 PC14-OSC32-IN PA13
|
OCR Scan |
700nj700nj7lstm32f101-64pc0/adc10pc1/adc11+16 | |
CXD2311ARContextual Info: CXD2311AR 1/2 IL22 * C-MOS 10-BIT 20MSPS VIDEO A/D CONVERTER 25 40 PIN I/O NO. 1 2 3 4 5 6 7 8 9 10 11 12 SIGNAL O O O O O — — O O O O O INPUT CAL CE CLK LINV MINV OE RESET SEL TESTMODE TIN TS TSTR V IN VRB VRT D0 D1 D2 D3 D4 DGND DVDD D5 D6 |
Original |
cxd2311ar10-bit20msps | |
|
Contextual Info: IC for CMOS System Reset PST4XXAXXXN MITSUMI IC for CMOS System Reset Monolithic IC PST4XXAXXXN Series Outline This is a system reset IC developed using the CMOS process. The CMOS process allows ultra-low current consumption of 1.5µA typ. . Further, a fixed delay timer is built in, so that supply voltage is verified when the |
Original |
ot-2350/100/200/240/400mspst414a290n | |
LSI2032
Abstract: SBC5206 74FCT16245 MCM32 VinC26 27C080 D24-D25 pd446 J42C27 TL7705ACP
|
Original |
mc145407sbc5206lsi203274fct16245+7 | |
LP3JContextual Info: ASSESS? CD74HC161, CD74HCT161, CD74HC163, CD74HCT163 High Speed CM OS Logic Presettable Counters February 1998 Features Description • CD74HC161, CD74HCT161 4-Bit Binary Counter, Asynchronous Reset The Harris CD74HC161, CD74HCT161, CD74HC163 and CD74HCT163 are presettable synchronous counters that |
OCR Scan |
cd74hc161cd74hct161cd74hc163cd74hct163+1 | |
MB2823
Abstract: MB2823BB
|
Original |
mb2823500maload15125oc+1 | |
54ls161
Abstract: 54161bea 54161 54LS161A/BEAJC
|
OCR Scan |
54ls16154ls163als161a500ns+7 | |
|
Contextual Info: MOTOROLA M ilitary 54LS279 Quad Set-Reset Latch ELECTRICALLY TESTED PER: MIL-M-38510/31602 AVAILABLE AS: 1 JAN: JM38510/31602BXA 2 ) SMD: 7601801 3» 883C: 54LS279/BXAJC LOGIC DIAGRAM Vcc R4 S4 Q4 3S2 3S1 rïii^imrïïifïïifïïimm X = CASE O UTUNE AS FOLLOWS: |
OCR Scan |
54ls279mil-m-38510/31602jm38510/31602bxa54ls279/bxajc | |
MRAB
Abstract: 74ABT161543 74ABTH161543 8EN10 BT161543DGG BT161543DL
|
Original |
74abt16154374abth16154316-bitmrab+3 | |
|
Contextual Info: INTEGRATED CIRCUITS 74ABT161543 74ABTH161543 16-bit latched transceiver with dual enable and master reset 3-State Product specification Supersedes data of 1995 Sep 18 IC23 Data Handbook Philips Semiconductors 1998 Feb 27 Philips Semiconductors Product specification |
Original |
74abt16154374abth16154316-bit | |
|
|
|||
HEF40162Contextual Info: HEF40162B MSI 4-BIT SYNCHRONOUS DECADE COUNTER WITH SYNCHRONOUS RESET The H E F 4 0 1 62 B is a fu lly synchronous edge-triggered 4 -b it decade co u n te r w ith a clo ck in p u t CP , fo u r synchronous parallel data in p u ts (Pg to P3 ), fo u r synchronous m ode c o n tro l in p u ts (parallel |
OCR Scan |
hef40162bhef40162 | |
|
Contextual Info: 5V/3.3V -f-2, -f4/6 CLOCK GENERATION CHIP SYNERGY C s y i o e l m /l SY100EL38/L SEMICONDUCTOR FEATURES DESCRIPTION 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization Internal 75K£2 input pull-down resistors |
OCR Scan |
sy100el38/l10/100el38/lsy10el38/l+5 | |
74ALVT162823Contextual Info: INTEGRATED CIRCUITS 74ALVT162823 18-bit bus-interface D-type flip-flop with reset and enable with 30Ω termination resistors 3-State Product specification IC24 Data Handbook Philips Semiconductors 1998 Aug 27 Philips Semiconductors Product specification |
Original |
74alvt16282318-bit | |
|
Contextual Info: W E N SMD 5 x 20 S U R FA C E M O U N T I N G M I N I AT U R E F U S E - L I N K S O B E R F L Ä C H E N M O N TA G E G-SICHERUNGSEINSÄTZE SMD-FUSES / SMD-SICHERUNGEN NON RESETTABLE / NICHT RÜCKSTELLEND Miniature fuse-links Type SMD-FST 5ן20 G-Sicherungseinsätze |
Original |
||
74ALVT16823
Abstract: AV16823 Philips Semiconductors
|
Original |
74alvt1682318-bitav16823philips semiconductors | |
74ABT16823A
Abstract: 74ABT16823ADGG 74ABT16823ADL SSOP56 TSSOP56 diode 1d8
|
Original |
74abt16823a18-bit74abt16823a/abth16823a74abt16823adgg+4 | |
|
Contextual Info: Philips Semiconductors Preliminary specification 2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable with 30i2 termination resistors 3-State . _ 74ALv t i 62823 FEATURES DESCRIPTION • Two sets of high speed parallel registers with positive |
OCR Scan |
18-bit74alv64ma/-32ma500ma+3 | |
74ABT16823A
Abstract: 74ABTH16823A SH00014
|
Original |
74abt16823a74abth16823a18-bitsh00014 | |
cd74hc161Contextual Info: H A F R F R IS C D 7 4 H C 1 6 1 , C D 7 4 H C T 1 6 1 , SEMI CONDUCTOR C D 7 4 H C 1 6 3 , High Speed CMOS Logic Presettable Counters February 1998 Features • C D 7 4 H C T 1 6 3 Description CD74HC161, CD74HCT161 4-B it Binary Counter, Asynchronous Reset |
OCR Scan |
cd74hc161cd74hct161cd74hc163cd74hct163 | |
DF184S
Abstract: DF128S SDF DF141S DF170S tf 216 10a 250v DF240S E117626 DF141S DF66S DF216S
|
Original |
e117626jet2926-32001-1001-1009hh05009-2004a-2019a2010/nov+9 | |