Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    THC 472 Search Results

    THC 472 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    wiring diagram audio amplifier ic 6283

    Abstract: germanium Transistor Shortform Datasheet & Cross References halbleiter index transistor 2N5160 MOTOROLA transistor ITT 2907 1N5159 2N 5574 inverter welder 4 schematic diagrams de ic lg 8838
    Contextual Info: THC SEMICONDUCTOR DATA LIBRARY SECOND EDITION VOLUME H prepared by Technical Information Center The information in this book has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of semiconductor


    OCR Scan
    4l30524l3056wiring diagram audio amplifier ic 6283germanium+8transistor shortform datasheet & cross referenceshalbleiter index transistor2n5160 motorolatransistor itt 29071n51592n 5574inverter welder 4 schematicdiagrams de ic lg 8838 PDF

    FPF21C8060UA-92

    Abstract: circuit for driving address electrodes PDP plasma display address electrode driving pdp scan driver 6072 TUBE FPF21C8060UA-02 fujitsu display 30 pin connector Plasma Display Panel timing control THC 472 VHR-5N
    Contextual Info: July 1994 Edition 2.0 DATA SHEET FPF21C8060UA-92 FULL COLOR PLASMA DISPLAY FULL COLOR PLASMA DISPLAY DESCRIPTION FEATURES The Fujitsu plasma display unit consists of an AC-type gas discharge plasma panel with memory function based on Fujitsu’s unique panel technologies and its driving circuit.


    Original
    fpf21c8060ua-92circuit for driving address electrodes pdpplasma display address electrode drivingpdp scan driver+66072 tubefpf21c8060ua-02fujitsu display 30 pin connectorplasma display panel timing controlthc 472vhr-5n PDF

    Contextual Info: IBM11D2480BA IBM11E2480BA 2M x 36 ECC-on-SIMM 4Features • 72 -P in J E D E C -S ta n d a rd S ing le In-Line M e m o ry M o du le • P erform ance: S ingle-error-correct S E C high-speed E C C algorithm Single 5 V 0 .2 5 V P ow er Supply All inputs & outputs are fully T T L & C M O S


    OCR Scan
    ibm11d2480baibm11e2480ba130nsis/94+3mmds19dsu-0164g2311mm0s19dsu-01 PDF

    sharp lcd t-con

    Abstract: LQ0DZC2291 LQ0DZ Timing controller T-con SHARP IR3 800RGB wVGA gamma ray color search circuit lcd t-con 1000H
    Contextual Info: RECORDS OF REVISION Type No:LQ0DZC2291 SPEC No. Date NO. LCY-09033A 2009. 06.05 LCY09033B 2009.12.8 PAGE SUMMARY NOTE - - 1st Issue 22 Connection of terminal STHR/STHL and 2nd Issue LCD. Note: In this ASIC Specification, binary notation, decimal notation and hexadecimal notation are described


    Original
    nolq0dzc2291lcy-09033alcy09033b111000b+151000hlcy-09033b-1lcy-09033b-39lcy-09033b-40lcy-09033b-41lcy-09033b-42sharp lcd t-conlq0dzc2291lq0dztiming controller t-consharp ir3800rgbwvgagamma ray color search circuitlcd t-con PDF

    D2PAK1

    Contextual Info: Cherry Semiconductor offers a wide variety of traditional packages in addition to more advanced package technology. Flip Chip is an example of the advanced packaging technologies offered by Cherry Semiconductor. An application note included in this section explains the Flip Chip manufacturing process and the methods available for Flip Chip assembly.


    Original
    ms-026mo-108d2pak1 PDF

    XN357

    Contextual Info: LMS12 12-bit Cascadable M ultip lie r-S u m m e r H IM □ 12 x 12-bit Multiplier with Pipelined 26-bit Output Summer □ Summer has 26-bit Input Port Fully Independent from Multiplier Inputs □ Cascadable to Form Video Rate FIR Filter with 3-bit Headroom


    OCR Scan
    lms1212-bit26-bit84-pin+2lms12gc65xn357 PDF

    Contextual Info: SA M S U N G E L E C T R O N I C S INC b4E D • 7 cî b m 4 5 KMM584100N Ü G 1 4 7 5 3 2bl DRAM MODULES 4 M X 8 DRAM SIMM Memory Module FEATURES GENERAL DESCRIPTION • Performance range: The Samsung KMM584100N is a 4M b itx 8 Dynamic RAM high density memory module. The Samsung


    OCR Scan
    kmm584100nkm44c41000j24-pin30-pin+4kmm584100n-6110nskmm584100n-7130ns PDF

    CY7C1312BV18

    Abstract: CY7C1314BV18 CY7C1312
    Contextual Info: CY7C1312BV18 CY7C1314BV18 18 Mbit QDR II SRAM Two Word Burst Architecture Features Functional Description • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 250 MHz clock for high bandwidth ■ 2-word burst on all accesses


    Original
    cy7c1312bv18cy7c1314bv18cy7c1312 PDF

    Contextual Info: CMOS SRAM KM6465B 16Kx4Bit CMOS Static RAM FEATURES GENERAL DESCRIPTION • Fast Access Tim e 12, 15, 2 0 ,2 5 ns Max. T h e K M 6 4 6 5 B is a 6 5 ,5 3 6 -b it • Low Pow er Dissipation Random Access Memory organized as 16,3 84 words by Standby (TTL) h igh-speed S tatic


    OCR Scan
    km6465b16kx4bit6465b PDF

    IBF20

    Abstract: IC ST 201A 600PE80
    Contextual Info: INTERNATIONAL RECTIFIER "4T ß F § 4 Ö S S 4 S a ODD47S4 1 Data Sheet No. PD-3.073 IN T E R N A T I O N A L I“ R R E C T I F I E R 'T'j.s''ÆO 940A RMS Hockey Puk Thyristors 600 PE SERIES Description The 60 0 P E series of converter type hockey puk thyristors use


    OCR Scan
    odd47s4ibf20ic st 201a600pe80 PDF

    HYM536200AM

    Abstract: HYM536200A HYM536200AM/ALM WE005 HYM536200Aibm pc 700M/ALM
    Contextual Info: •HYUNDAI SEMICONDUCTOR HYM536200A Series 2M X 36-blt CM O S DRAM MODULE PRELIMINARY DESCRIPTION The HYM536200A is a 2M x 36-bit Fast page mode C M O S DRAM module consisting of sixteen HY514400A in 20/26 pin SO J and eight HY531000A in 20/26 pin SO J on a 72 pin glass-epoxy printed circuit board, 0.2^uF decoupling


    OCR Scan
    hym536200a36-blt36-bithy514400a+8hy531000ahym536200am/almhym536200amg/almg11cd04-00-may9336200ahym536200amwe005hym536200aibm pc 700m/alm PDF

    47SB

    Abstract: 600PE160 600PE180 TP 8370 600PE80 6425 ma 8920 600PE100 600PE120 600PE140
    Contextual Info: INTERNATIONAL RECTIFIER 4T DeT| i|ÛS545a 00 04 7 5 4 Data Sheet No. PD-3.073 IN T E R N A T IO N A L R E C T IF IE R I R 940A RMS Hockey Puk Thyristors 600PE SERIES Description T he 6 0 0 P E series o f converter type hockey p u k thyristors use centre am plified gate junction technology. These devices with


    OCR Scan
    d0d47sm600petlx-95219ca90245+12ii600670765a47sb600pe160600pe180tp 8370600pe806425ma 8920600pe100600pe120600pe140 PDF

    4b/5b encoder

    Abstract: HD -1553 CMOS manchester encoder-decoder STE100P
    Contextual Info: STE100P 10/100 FAST ETHERNET 3.3V TRANSCEIVER PRODUCT PREVIEW 1.0 DESCRIPTION The STE100P, also referred to as STEPHY1, is a high performance Fast Ethernet physical layer interface for 10BASE-T and 100BASE-TX applications. It was designed with advanced CMOS technology to


    Original
    ste100p10base-t100base-tx100basetx+3ieee8024b/5b encoderhd -1553 cmos manchester encoder-decoder PDF

    T2D 48

    Abstract: STE100P stmicroelectronics "serial eeprom" PQFP64 ST4200 t2a10
    Contextual Info: STE100P 10/100 FAST ETHERNET 3.3V TRANSCEIVER PRODUCT PREVIEW 1.0 DESCRIPTION The STE100P, also referred to as STEPHY1, is a high performance Fast Ethernet physical layer interface for 10BASE-T and 100BASE-TX applications. It was designed with advanced CMOS technology to


    Original
    ste100p10base-t100base-tx100basetx+6ieee802t2d 48stmicroelectronics "serial eeprompqfp64st4200t2a10 PDF

    HD4942

    Contextual Info: Preliminary HD49421FS PIP Controller for NTSC with On-Chip A/D and D/A Converters Description Features T he H D 4 9 4 2 1 F S is a m em ory co n tr o lle r for NTSC -type picture-in-picture (PIP) system s. The chip integrates one 6-bit A /D converter, two 7-bit


    OCR Scan
    hd49421fs49421f5346ihd4942 PDF

    CY7C1310BV18

    Abstract: CY7C1312BV18 CY7C1314BV18 CY7C1910BV18
    Contextual Info: CY7C1310BV18 CY7C1910BV18 CY7C1312BV18 CY7C1314BV18 18-Mbit QDR -II SRAM 2 Word Burst Architecture Features Functional Description Separate Independent read and write data ports ❐ Supports concurrent transactions • 250 MHz clock for high bandwidth ■ 2 Word Burst on all accesses


    Original
    cy7c1310bv18cy7c1910bv18cy7c1312bv18cy7c1314bv18+118-mbit PDF

    Contextual Info: CY7C1310BV18 CY7C1910BV18 CY7C1312BV18 CY7C1314BV18 18-Mbit QDR-II SRAM 2-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 250-MHz clock for high bandwidth


    Original
    cy7c1310bv18cy7c1910bv18cy7c1312bv18cy7c1314bv18+218-mbit250-mhz PDF

    CY7C1312BV18-167BZC

    Contextual Info: CY7C1312BV18 CY7C1314BV18 18-Mbit QDR II SRAM Two-Word Burst Architecture 18-Mbit QDR® II SRAM Two-Word Burst Architecture Features Functional Description • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 250 MHz clock for high bandwidth


    Original
    cy7c1312bv18cy7c1314bv1818-mbitcy7c1312bv18-167bzc PDF

    CY7C1310BV18

    Abstract: CY7C1312BV18 CY7C1314BV18 CY7C1910BV18
    Contextual Info: CY7C1310BV18 CY7C1910BV18 CY7C1312BV18 CY7C1314BV18 18-Mbit QDR-II SRAM 2-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 250-MHz clock for high bandwidth


    Original
    cy7c1310bv18cy7c1910bv18cy7c1312bv18cy7c1314bv18+218-mbit250-mhz PDF

    Contextual Info: CY7C1312BV18 CY7C1314BV18 18-Mbit QDR II SRAM Two-Word Burst Architecture 18-Mbit QDR® II SRAM Two-Word Burst Architecture Features Functional Description • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 250 MHz clock for high bandwidth


    Original
    cy7c1312bv18cy7c1314bv1818-mbit PDF

    FT6110

    Abstract: si4844
    Contextual Info: PRECISION SURFACE MOUNT INOUCTORS • HIGH a■ HIGH SRF « HIGH CURRENT • TIGHT TOLERANCE - MADE IN USA C H O K E C O IL S 0 8 0 3 S E R IE S 1 62 Typ mm 1.80 1. 12 Max Max 1 02 ¡ Max ! 0.76 Typ P a rt N um ber 0603GlR4*E 0603G!R5*E 0603GIR8*E 06O3G2R0*E


    OCR Scan
    0603glr40603g0603gir806o3g2r0+706c3g3r90603g4r70603g6r80603g8r60603gift6110si4844 PDF

    CY7C1310BV18

    Abstract: CY7C1312BV18 CY7C1314BV18 CY7C1910BV18 CY7C1314BV18-167BZXI
    Contextual Info: CY7C1310BV18, CY7C1910BV18 CY7C1312BV18, CY7C1314BV18 18-Mbit QDR -II SRAM 2-Word Burst Architecture Features Functional Description • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 250 MHz clock for high bandwidth


    Original
    cy7c1310bv18cy7c1910bv18cy7c1312bv18cy7c1314bv18+218-mbitcy7c1314bv18-167bzxi PDF

    SANYO POSCAP 4TPB220M

    Abstract: SANYO 16TQC100M 6TPU10M Sanyo date code marking sanyo capacitors 6SVPS120M SANYO POSCAP 6sp150M TAE 13005 2TPLF470M5 2R5TPF470M6L
    Contextual Info: SANYO Capacitors General Catalog 2008-10 Aluminum Electrolytic Capacitors Aluminum Solid Capacitors with Conductive Polymer Aluminum Solid Capacitors with Organic Semiconductive Electrolyte Aluminum Electrolytic Capacitors Aluminum Electrolytic Capacitors with


    Original
    25tqc5r6m20tqc8r2m16tqc15m16tqc10m+1625tqc10m20tqc15m16tqc22m25tqc22m25tqc22mv25tqc15msanyo poscap 4tpb220msanyo 16tqc100m6tpu10msanyo date code markingsanyo capacitors6svps120msanyo poscap 6sp150mtae 130052tplf470m52r5tpf470m6l PDF