Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SPARTAN 2 Search Results

    SPARTAN 2 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    XC2S100 pq208

    Abstract: RS-644 standard intel FPGA SPARTAN XC2S50 FG256 FG676 FT256 PCI33 PQ208 RS-644
    Contextual Info: Application Note: Spartan-II and Spartan-IIE Families R Using SelectIO Interfaces in Spartan-II and Spartan-IIE FPGAs XAPP179 v2.1 August 23, 2004 Summary The Spartan -II and Spartan-IIE FPGA families simplify high-performance design by offering SelectIO™ inputs and outputs. The Spartan-II devices can support 16 different I/O standards


    Original
    XAPP179 LVCMOS18, XC2S100 pq208 RS-644 standard intel FPGA SPARTAN XC2S50 FG256 FG676 FT256 PCI33 PQ208 RS-644 PDF

    xc17s40l

    Abstract: XC17S10L XC17S30L XC17S05L marking v14 SPARTAN XC2S50 XC17S100XLPD8C DS030 XC17S40 XCS05
    Contextual Info: R DS030 v1.4 February 18, 2000 Spartan Family of PROMs 5* Product Specification Introduction Spartan PROM Features The Spartan family of PROMs provide an easy-to-use, cost-effective method for storing Spartan device configuration bitstreams. • When the Spartan device is in Master Serial mode, it generates a configuration clock that drives the Spartan PROM.


    Original
    DS030 20-pin xc17s40l XC17S10L XC17S30L XC17S05L marking v14 SPARTAN XC2S50 XC17S100XLPD8C DS030 XC17S40 XCS05 PDF

    XC17S200APDG8I

    Abstract: 17S200A SPARTAN XC2S50 XC17S200APDG8 XC17S200APDG8I pin one XC17S200APD8C 17S200 XC17S00A XC2S100 XC2S15
    Contextual Info: Spartan-II/Spartan-IIE Family OTP Configuration PROMs XC17S00A R DS078 (v1.10) June 25, 2007 Product Specification 5 Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan -II/Spartan-IIE FPGA devices


    Original
    XC17S00A) DS078 20-year 20-pin 44-pin XC2S400E XC2S600E XC17S200APDG8I, XC17S200AVOG8I XC17S200APDG8I 17S200A SPARTAN XC2S50 XC17S200APDG8 XC17S200APDG8I pin one XC17S200APD8C 17S200 XC17S00A XC2S100 XC2S15 PDF

    SRL16

    Abstract: XAPP480 tmds fpga DS529 DS557 DS610 GWE512 UG331 UG332
    Contextual Info: Application Note: Spartan-3A, Spartan-3AN, Spartan-3A DSP R Using Suspend Mode in Spartan-3 Generation FPGAs XAPP480 v1.0 May 2, 2007 Summary While some applications require the lowest possible system cost or highest performance, still other applications require the lowest possible standby power. Spartan -3 Generation FPGAs


    Original
    XAPP480 SRL16) SRL16 XAPP480 tmds fpga DS529 DS557 DS610 GWE512 UG331 UG332 PDF

    XC17S20XLV08C

    Abstract: XC17S20V08C XC17S05V08C XC17S30V08C
    Contextual Info: £ XILINX Spartan and Spartan-XL Families of Serial Configuration PROMs July 21, 1998 Version 1.1 Product Specification Introduction Spartan SPROM Features The Spartan family of Serial Configuration PROMs (SPROM) provides and easy-to-use, cost-effective method


    OCR Scan
    5M-1982. MS-013-AC XC17S20XLV08C XC17S20V08C XC17S05V08C XC17S30V08C PDF

    xc17s10xlv08c

    Abstract: XC17S10XLV08I XC17S20V08C XC17S10XLV08 XC17S20XLV08I XC17S40XLV08I XC17S30XLV08I XC17S05XLV08 XC17S05XLV08C XC17S100L
    Contextual Info: H XILINX* Spartan Family of PROMs DS030 v1.4 February 18, 2000 Product Specification Introduction Spartan PROM Features The Spartan family of PROMs provide an easy-to-use, cost-effective method for storing Spartan device configura­ tion bitstreams. •


    OCR Scan
    DS030 20-pin xc17s10xlv08c XC17S10XLV08I XC17S20V08C XC17S10XLV08 XC17S20XLV08I XC17S40XLV08I XC17S30XLV08I XC17S05XLV08 XC17S05XLV08C XC17S100L PDF

    SPARTAN XC2S50

    Abstract: XAPP174 XAPP176 XAPP178 XAPP188 XC17S00A XC2S15 XC2S30 XC4000X Spartan-IIE
    Contextual Info: Application Note: Spartan-II and Spartan-IIE Families R Configuration and Readback of the Spartan-II and Spartan-IIE Families XAPP176 v1.0 March 12, 2002 Summary This application note is offered as complementary text to the configuration sections of the


    Original
    XAPP176 XAPP138. SPARTAN XC2S50 XAPP174 XAPP176 XAPP178 XAPP188 XC17S00A XC2S15 XC2S30 XC4000X Spartan-IIE PDF

    SPARTAN-II xc2s100 pq208

    Abstract: XC2S100 SPARTAN XC2S50 SPARTAN-II xc2s50 pq208 XC2S50 xc2s30 tq144 XC2S150 PQ208 SPARTAN 6 peripherals datasheet XC2S30 board xc2s30 pq208
    Contextual Info: Xilinx Confidential and Restricted Page 1 January 6, 2000 Agenda • Spartan Philosophy • Spartan-II FPGAs: Extending Spartan Series • System Integration • Spartan-II family: ASSP Replacement • Summary Xilinx Confidential and Restricted Page 2 January 6, 2000


    Original
    XC2S15 XC2S30 XC2S50 XC2S100 XC2S150 250Ku CY2000) SPARTAN-II xc2s100 pq208 XC2S100 SPARTAN XC2S50 SPARTAN-II xc2s50 pq208 XC2S50 xc2s30 tq144 XC2S150 PQ208 SPARTAN 6 peripherals datasheet XC2S30 board xc2s30 pq208 PDF

    UG331

    Abstract: CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a
    Contextual Info: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.6 December 3, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    UG331 guides/ug332 UG331 CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a PDF

    RAM32X2S

    Abstract: XAPP464 RAM64X1S vhdl code for 8 bit ram SRL16 Spartan 3E VHDL code RAMX "Single-Port RAM" RAM16X1D
    Contextual Info: Application Note: Spartan-3 FPGA Family Using Look-Up Tables as Distributed RAM in Spartan-3 Generation FPGAs R XAPP464 v2.0 March 1, 2005 Summary Each Spartan -3, Spartan-3L, or Spartan-3E Configurable Logic Block (CLB) contains up to 64 bits of single-port RAM or 32 bits of dual-port RAM. This RAM is distributed throughout the


    Original
    XAPP464 com/bvdocs/publications/ds099-2 RAM32X2S XAPP464 RAM64X1S vhdl code for 8 bit ram SRL16 Spartan 3E VHDL code RAMX "Single-Port RAM" RAM16X1D PDF

    SPARTAN XC2S50

    Abstract: XILINX SPARTAN XC2S50 XCS30XL xc2s50 xcs05xl SPARTAN XCS40XL XC2S30 xc2s30 pq208 xcs10 XC2S150
    Contextual Info: Discontinue Low-Volume Members of Spartan, Spartan-XL, and Spartan-II Product Families PDN2004-01 v1.0 March 5, 2004 Product Discontinuation Notice Overview Xilinx is discontinuing selected low-volume device/package combinations of the SpartanTM (5 volt), SpartanXL, and Spartan-II families.


    Original
    PDN2004-01 CS144, CS280 XCS30 BG256 PQ208 CS144 FG456 SPARTAN XC2S50 XILINX SPARTAN XC2S50 XCS30XL xc2s50 xcs05xl SPARTAN XCS40XL XC2S30 xc2s30 pq208 xcs10 XC2S150 PDF

    17S10L

    Abstract: 17s30 17S10 17S05 17s30l 17S10 PC 17S40 17s20lvc 17S40L 17S20
    Contextual Info: Spartan Family of One-Time Programmable Configuration PROMs XC17S00 R DS030 (v1.8) October 10, 2001 5 Introduction Product Specification Spartan PROM Features Spartan The family of PROMs provides an easy-to-use, cost-effective method for storing Spartan device configuration bitstreams.


    Original
    XC17S00) DS030 XC17S200XL XC2S200. 17S10L 17s30 17S10 17S05 17s30l 17S10 PC 17S40 17s20lvc 17S40L 17S20 PDF

    3014 LED

    Abstract: SPARTAN XC2S50 XAPP176 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30
    Contextual Info: Application Note: Spartan-II and Spartan-IIE Families Configuration and Readback of Spartan-II and Spartan-IIE FPGAs Using Boundary Scan R XAPP188 v2.2 June 24, 2005 Summary This application note demonstrates using a Boundary-Scan (JTAG) interface to configure and


    Original
    XAPP188 XAPP176: XAPP176 org/cspress/catalog/st01096 3014 LED SPARTAN XC2S50 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30 PDF

    false

    Abstract: DS214 low power and area efficient carry select adder adder xilinx
    Contextual Info: Adder/Subtracter v7.0 DS214 April 28, 2005 Product Specification Features • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-IIE, Spartan-3, and Spartan-3E FPGAs • Generates Adder, Subtracter and Adder/Subtracter


    Original
    DS214 false low power and area efficient carry select adder adder xilinx PDF

    accumulator xilinx v7.0

    Abstract: false DS213 low power and area efficient carry select adder
    Contextual Info: Accumulator v7.0 DS213 April 28, 2005 Product Specification Features • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-IIE, Spartan-3, and Spartan-3E FPGAs • Generates Add, Subtract, and Add/Subtract-based


    Original
    DS213 accumulator xilinx v7.0 false low power and area efficient carry select adder PDF

    17S100

    Abstract: SPARTAN XC2S50 XC17S200APD8 xilinx MARKING CODE xilinx SO20 MARKING CODE 17S150A TsoP 20 Package XILINX XC17S00A XC2S15 XC2S150
    Contextual Info: Spartan-II/Spartan-IIE Family OTP Configuration PROMs XC17S00A R DS078 (v1.9) June 24, 2005 5 Product Specification Features • • • • • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan-II/Spartan-IIE FPGA devices


    Original
    XC17S00A) DS078 20-pin 44-pin 20-year XC2S400E XC2S600E 17S100 SPARTAN XC2S50 XC17S200APD8 xilinx MARKING CODE xilinx SO20 MARKING CODE 17S150A TsoP 20 Package XILINX XC17S00A XC2S15 XC2S150 PDF

    xilinx logicore core dds

    Abstract: vhdl code dds vhdl code for msk modulation spartan 3a EP-2000 018HZ phase shift keying vhdl code for accumulator DS558 DSP48
    Contextual Info: DDS Compiler v2.0 DS558 May 17, 2007 Product Specification Features Applications • Drop-in module for Virtex -II, Virtex-II Pro, Virtex-4, Virtex-5, Spartan™-3, Spartan-3A, Spartan-3A DSP, and Spartan-3E FPGAs • Digital radios and modems • Software-defined radios SDR


    Original
    DS558 DSP48 xilinx logicore core dds vhdl code dds vhdl code for msk modulation spartan 3a EP-2000 018HZ phase shift keying vhdl code for accumulator DSP48 PDF

    PLL variable frequency generator

    Abstract: QPro Virtex 4 Hi-Rel PLL 02A DS614 fpga 3 phase inverter DS6-14 MMCM
    Contextual Info: Clock Generator DS614 April 19, 2010 Product Specification Introduction LogiCORE IP Facts Core Specifics The Clock Generator module provides clocks according to system wide clock requirements. Virtex -6/6CX, Spartan®-6, Spartan-3A/3A DSP, Spartan-3, Spartan-3E, Automotive


    Original
    DS614 PLL variable frequency generator QPro Virtex 4 Hi-Rel PLL 02A fpga 3 phase inverter DS6-14 MMCM PDF

    XCS20 TQ144

    Abstract: DS0603 u9355 D1520 FPGA programmable switch capacitor XCS20 PQ208 XCS10 vq100 XCS40XL DS06 XC4000
    Contextual Info: Spartan and Spartan-XL Families Field Programmable Gate Arrays R DS060 v1.6 September 19, 2001 Introduction Product Specification • The Spartan and the Spartan-XL families are a high-volume production FPGA solution that delivers all the key requirements for ASIC replacement up to 40,000 gates.


    Original
    DS060 XCS20 TQ144 DS0603 u9355 D1520 FPGA programmable switch capacitor XCS20 PQ208 XCS10 vq100 XCS40XL DS06 XC4000 PDF

    XC6SLX45

    Abstract: Spartan-6 LX45 XC6SLX16-CSG324 XC6SLX45-CSG484 xc6slx16 XC6SLX25 XC6SLX16CSG324 XC6SLX75T XC6slx4 xc6slx45t
    Contextual Info: 70 Spartan-6 FPGA Data Sheet: DC and Switching Characteristics DS162 v1.4 March 10, 2010 Advance Product Specification Spartan-6 FPGA Electrical Characteristics Spartan -6 LX FPGAs are available in -3, -2, and -1L speed grades, with -3 having the highest performance. Spartan-6 LXT


    Original
    DS162 XC6SLX45 Spartan-6 LX45 XC6SLX16-CSG324 XC6SLX45-CSG484 xc6slx16 XC6SLX25 XC6SLX16CSG324 XC6SLX75T XC6slx4 xc6slx45t PDF

    DS099

    Abstract: DS123 LVCMOS25 XAPP453
    Contextual Info: Application Note: Spartan-3 Family R XAPP453 v1.1 April 3, 2006 The 3.3V Configuration of Spartan-3 FPGAs Author: Kim Goldblatt Summary This application note provides an approach to configure Spartan -3 and Spartan-3L FPGAs from a 3.3V interface. It provides a set of proven connection diagrams for each configuration


    Original
    XAPP453 DS099 DS123 DS099 DS123 LVCMOS25 XAPP453 PDF

    2S100

    Abstract: SPARTAN-II 2S30 what the difference between the spartan and virtex 2S15 2S50 CS144 FG256 PQ208 TQ144
    Contextual Info: Spartan-II Family FAQ 1. What is the Spartan-II family? The Spartan-II family is the next generation family of the Spartan Series based on the industry-leading Virtex architecture. The Spartan-II family extends the portion of the ASIC market that Xilinx can address, while


    Original
    18u/0 XC2S150-6 XC2S150-5. 2S100 SPARTAN-II 2S30 what the difference between the spartan and virtex 2S15 2S50 CS144 FG256 PQ208 TQ144 PDF

    sprom 8 pins dip

    Abstract: Xc 4000 FPGA family XC17S40 XCS05 XCS05XL XCS10 XCS10XL XCS20 XCS20XL XCS30
    Contextual Info: Spartan and Spartan-XL Families of Serial Configuration PROMs  March 3, 1998 Version 1.0 0* Advance Product Specification Introduction Spartan SPROM Features The Spartan family of Serial Configuration PROMs (SPROM) provides and easy-to-use, cost-effective method


    Original
    30XLVO8I XC17S40XLSO20I 17S20L XC17S05 XC17S05L XC17S10 XC17S10L XC17S20 XC17S20L XC17S30 sprom 8 pins dip Xc 4000 FPGA family XC17S40 XCS05 XCS05XL XCS10 XCS10XL XCS20 XCS20XL XCS30 PDF

    XAPP462

    Abstract: written XC3S1000-FT256 XC3S1000-FT256-4 XC3S1000FT256 digital clock vhdl code simple diagram for digital clock xilinx vhdl code for digital clock CLK180 DS099
    Contextual Info: Application Note: Spartan-3 and Spartan-3L FPGA Families Using Digital Clock Managers DCMs in Spartan-3 FPGAs R XAPP462 (v1.1) January 5, 2006 Summary Digital Clock Managers (DCMs) provide advanced clocking capabilities to Spartan -3 FPGA applications. DCMs optionally multiply or divide the incoming clock frequency to synthesize a


    Original
    XAPP462 com/bvdocs/appnotes/xapp268 XAPP622: com/bvdocs/appnotes/xapp622 XAPP462 written XC3S1000-FT256 XC3S1000-FT256-4 XC3S1000FT256 digital clock vhdl code simple diagram for digital clock xilinx vhdl code for digital clock CLK180 DS099 PDF