SL9030
Abstract: VL82C100 a23 ac hen vd VIA SL9030 7a23 sl90 vl82c10 ta 8259 h via flexset
Contextual Info: SL9030 Integrated Peripheral Controller PRELIMINARY FEATURES • Pin to Pin Replacement for VLSI VL82C100. • IBM PC/AT Compatible. • Replaces 22 Logic Devices. • Supports up to 20 MHz System Clock. • Seven DMA Channels. • 14 External Interrupt Requests.
|
OCR Scan
|
sl9030vl82c10084-pin82c37a+1282c59a82c5474ls61274als37374als138a23 ac hen vdvia sl90307a23sl90vl82c10ta 8259 hvia flexset
|
PDF
|
T45 12H
Abstract: memory decoding 80386dx 16 bit sl90 LIM EMS 4.0 N804CS
Contextual Info: The FlexSet PC/AT 80386DX System & Memory Controller _ SL9352 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • • • • • • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386dxsl9352t45 12hmemory decoding 80386dx 16 bit+3sl90lim ems 4.0n804cs
|
PDF
|
T45 12H
Abstract: 80386dx pipeline ROY TODD 80386DX 16 BIT Code T6S intel 80386dx 80386DX NBS16 sl9030 SL903
Contextual Info: The FlexSet PC/AT 80386DX System & Memory Controller _ SL9352 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • Synchronous or Asynchronous System Control Operation. • Programmable Command Delays.
|
OCR Scan
|
80386dxsl9352t45 12h80386dx pipeline+7roy todd80386dx 16 bitcode t6sintel 80386dxnbs16sl9030sl903
|
PDF
|
VIA SL9011
Contextual Info: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
sl901180386sx80386dx-based80387sx+280387dxvia sl9011
|
PDF
|
T44A
Abstract: 80286 microprocessor pin out diagram sl9030 t53a 80387SX weitek ti6a 80387DX 80386 microprocessor pin out diagram via flexset
Contextual Info: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286, 80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
sl901180386sx80386dx-based80387sx+980387dxt44a80286 microprocessor pin out diagramsl9030t53aweitekti6a80386 microprocessor pin out diagramvia flexset
|
PDF
|
T80-T
Abstract: toggle switch t80-t sl9030 LIM EMS 4.0 80387SX de-nor intel 80386sx 80386SX L73H N804CS
Contextual Info: The FlexSet PC/AT 80386SX System & M em ory Controller _ SL9252 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386sxsl9252t80-ttoggle switch t80-t+7sl9030lim ems 4.080387sxde-norintel 80386sxl73hn804cs
|
PDF
|
LIM EMS 4.0
Abstract: 80387
Contextual Info: The FlexSet PC/AT 80386SX System & Memory Controller _ SL9252 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • • • • • • Synchronous or Asynchronous System Control Operation.
|
OCR Scan
|
80386sxsl9252lim ems 4.080387 |
PDF
|
ta 8742 IC
Abstract: 80836DX 80286 mouse 386R sl90 SL9030 SL9010
Contextual Info: y/a SL9095 Power M anagement Unit PRELIMINARY FEATURES • Supports 80286, 80386SX, 80386DX, and 80486 Page Mode or Cache-based Laptop designs. • IBM PC/AT Compatible. • Software Programmable Power Management Unit. Provides Individual On/Off Control. • Compatible with all CPU Clock Rates.
|
OCR Scan
|
sl909580386sx80386dxnbmw9250+9ms2805clk9010d2ta 8742 ic80836dx80286 mouse386rsl90sl9030sl9010
|
PDF
|
VIA SL9030
Abstract: 80386SX core logic SL9025 313233 sl90 SL9030 PG52
Contextual Info: y/ a SL9025 Address Controller PRELIMINARY FEATURES • Supports 80286,80386SX P9 , 80386DX, and 80486-based AT Designs. • Address In to Address Out: 15 ns. • Up to 25 MHz Performance. • 24 mA Buffers. • Include SA & XA Buffers. • Includes XD to XA Transfer Latches.
|
OCR Scan
|
sl902580386sx80386dx80486-based+6via sl903080386sx core logic313233sl90sl9030pg52
|
PDF
|
block diagram of 80386dx microprocessor
Abstract: 80486 microprocessor pin out diagram sl90 SL9030 via flexset VIA SL9020 SL9020
Contextual Info: y/ a SL9020 Data Controller PRELIMINARY FEATURES • Supports 80286,80386SX, 80386DX, and 80486-based AT Designs. • Data In to Data Out: 15 ns. • 24 mA Output Buffers for SD Bus. • Includes MD, SD & XD Buffers. • 16 bit Data Path can be Used as Low or High Buffer.
|
OCR Scan
|
sl902080386sx80386dx80486-based+6block diagram of 80386dx microprocessor80486 microprocessor pin out diagramsl90sl9030via flexsetvia sl9020
|
PDF
|
weitek
Abstract: 80387DX sl9350 t46a 80X87 INTEL HT39A refresh logic sl90 t53a SL9030
Contextual Info: y/ à SL9011 System Controller PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
sl901180386sx80386dx-based80387sx+1380387dx--t58anrdy32t59--weiteksl9350t46a80x87 intelht39arefresh logicsl90t53asl9030
|
PDF
|
