PLH24 Search Results
PLH24 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: CDC536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS378-APRIL 1994 ' Low Output Skew for Clock-Distribution and Clock-Generation Applications DL PACKAGE TOP VIEW * Operates at 3.3-V Vcc u ’ Distributes One Clock Input to Six Outputs ' One Select Input Configures Up to Three |
OCR Scan |
cdc536scas378-aprildis536plh22+2 | |
RH-1750
Abstract: RH1750 qml-38535 PLH23 PHL27
|
OCR Scan |
5962-e214-95t00470mil-bul-103rh-1750+4 | |
CDC2586
Abstract: CDC586
|
OCR Scan |
cdc2586scas337-plh22plh23+2 | |
|
Contextual Info: CDC2582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS SCAS379 - FEBRUARY 1993 - REVISED MARCH 1994 Application for Synchronous DRAMs Outputs Have Internal 26-Q Series Resistors To Dampen Transmission Line Effects Edge-Triggered Clear for Half-Frequency |
OCR Scan |
cdc2582scas379plh22plh23+1 | |
|
Contextual Info: CDC2536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS _SCAS3 7 7 - APRIL 1994 D L PACKAGE TOP VIEW 1 U 28 2 27 3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16 14 15 description |
OCR Scan |
cdc2536dacas377-april1994_plh22plh23+1 | |
|
Contextual Info: CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS _ SCAS337 - FEBRUARY 1993 - REVISED MARCH 1994 * Edge-Triggered Clear for Half-Frequency Outputs * TTL-Compatible Inputs and Outputs * Outputs Have Internal 26-Q Series Resistors to Dampen Transmission Line |
OCR Scan |
cdc2586scas337state-of-the-1994_plh22+2 | |
|
Contextual Info: CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS _ SCAS336 - FEBRUARY 1993 - REVISED MARCH 1994 • ■ * Low Output Skew for Clock-Dlstribution and Clock-Generation Applications * Application for Synchronous DRAM, High-Speed Microprocessor |
OCR Scan |
cdc586scas336bicas336plh22+2 | |
CDC536Contextual Info: CDC536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS378 - APRIL 1994 DL PACKAGE TOP VIEW 1 u 28 2 27 3 26 4 25 5 24 6 23 7 22 |
OCR Scan |
cdc536scas378-aprilplh22tplh23+1 | |
3 phase waveform generator
Abstract: CDC2536
|
OCR Scan |
cdc2536scas37750-fiplh22+5 | |
CDC586Contextual Info: CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS S C A S 336- FEBRUARY 1993 - REVISED MARCH 1994 Application for Synchronous DRAM, High-Speed Microprocessor Edge-Triggered Clear for Half-Frequency Outputs TTL-Compatible Inputs and Outputs Outputs Drive 50-Q Parallel-Terminated |
OCR Scan |
cdc586scas336-plh22plh23+1 | |
|
Contextual Info: CDC2582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS SCAS379 - FEBRUARY 1993 - REVISED MARCH 1994 Low Output Skew for Clock-Distribution and Clock-Generation Applications Operates at 3.3-V V cc Distributes Differential LVPECL Clock |
OCR Scan |
cdc2582scas379plh22plh23+1 | |
|
Contextual Info: CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS336 - FEBRUARY 1993 - REVISED MARCH 1994 Low Output Skew for Clock-Distribution and Clock-Generation Applications Application for Synchronous DRAM, High-Speed Microprocessor Operates at 3.3-V Vc c |
OCR Scan |
cdc586scas336plh22plh23+1 | |
|
Contextual Info: CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS337-FEBRUARY 1993 - REVISED MARCH 1994 Low Output Skew for Clock-Distribution and Clock-Generation Applications Operates at 3.3-V Vcc Distributes One Clock Input to Twelve Outputs Two Select Inputs Configure Up to Nine |
OCR Scan |
cdc2586scas337-februaryplh22plh24 | |
diode sy 170/10
Abstract: Z80A sti "General Instrument" DO-7 Diode Marking Z80A DMA pes 5003 p type iii z80a-dma ilo1
|
OCR Scan |
mil-m-38510/482amil-m-38510/4822mil-m-38510l3851s+9 |