MIRA SDRAM Search Results
MIRA SDRAM Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
AM1705DPTPD4 |
![]() |
Sitara Processor: ARM9, SDRAM, Ethernet 176-HLQFP -40 to 90 |
![]() |
||
AM1705DPTP4 |
![]() |
Sitara Processor: ARM9, SDRAM, Ethernet 176-HLQFP 0 to 90 |
![]() |
||
AM1705DPTPA3 |
![]() |
Sitara Processor: ARM9, SDRAM, Ethernet 176-HLQFP -40 to 105 |
![]() |
![]() |
|
AM1705DPTP3 |
![]() |
Sitara Processor: ARM9, SDRAM, Ethernet 176-HLQFP 0 to 90 |
![]() |
![]() |
|
AM1707DZKBD4 |
![]() |
Sitara Processor: ARM9, SDRAM, Ethernet, Display 256-BGA -40 to 90 |
![]() |
![]() |
MIRA SDRAM Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: 512Mb DDR SDRAM Specification P3S12D30EF P3S12D40EF Deutron Electronics Corp. 8F, 68, Sec. 3, NanKing E. RD., Taipei 104, Taiwan, R.O.C. TEL: 886 -2-2517-7768 FAX: (886)-2-2517-4575 http://www.deutron.com.tw 512Mb DDR Synchronous DRAM P3S12D30/40EF DESCRIPTION |
Original |
512Mb P3S12D30EF P3S12D40EF P3S12D30/40EF P3S12D30EF 216-word P3S12D40EF 608-word 16-bit, | |
MIRA SDRAMContextual Info: 256Mb DDR SDRAM Specification P2S56D20CTP P2S56D30CTP P2S56D40CTP Deutron Electronics Corp. 8F, 68, SEC. 3, NANKING E. RD., TAIPEI 104, TAIWAN, R. O. C. TEL : 886-2-2517-7768 FAX : 886-2-2517-4575 http: // www.deutron.com.tw 256Mb DDR Synchronous DRAM P2S56D20CTP 4-bank x 16,777,216 - word x 4-bit |
Original |
256Mb P2S56D20CTP P2S56D30CTP P2S56D40CTP 16-bit) 200MHz MIRA SDRAM | |
P3S12D40ETPContextual Info: 512Mb DDR Synchronous DRAM P3S12D30/40ETP DESCRIPTION P3S12D30ETP is a 4-bank x 16,777,216-word x 8-bit, P3S12D40ETP is a 4-bank x 8,388,608-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobe, and output |
Original |
512Mb P3S12D30/40ETP P3S12D30ETP 216-word P3S12D40ETP 608-word 16-bit, P3S12D30/40ETP 200MHz, | |
p2v56sContextual Info: 256Mb Synchronous DRAM Specification P2V56S20BTP P2V56S30BTP P2V56S40BTP Deutron Electronics Corp. 8F, 68, SEC. 3, NANKING E. RD., TAIPEI 104, TAIWAN, R. O. C. TEL : 886-2-2517-7768 FAX : 886-2-2517-4575 http: // www.deutron.com.tw 256Mb Synchronous DRAM 256Mb Synchronous DRAM |
Original |
256Mb P2V56S20BTP P2V56S30BTP P2V56S40BTP 216-WORD 608-WORD p2v56s | |
Contextual Info: 64Mb Synchronous DRAM Specification P2V64S20DTP P2V64S30DTP P2V64S40DTP Deutron Electronics Corp. 8F, 68, SEC. 3, NANKING E. RD., TAIPEI 104, TAIWAN, R. O. C. TEL : 886-2-2517-7768 FAX : 886-2-2517-4575 http: // www.deutron.com.tw 64Mb Synchronous DRAM P2V64S20DTP 4-BANK x 4,194,304-WORD x 4-BIT |
Original |
P2V64S20DTP P2V64S30DTP P2V64S40DTP 304-WORD 152-WORD 576-WORD 16-BIT) | |
Contextual Info: Deutron Electronics Corporation P2S56D50CF Preliminary 256M Double Data Rate Synchronous DRAM PRELIMINARY Some of contents are subject to change without notice. DESCRIPTION The P2S56D50CF is a 128M bits Double Data Rate(DDR) SDRAM organized as 2,097,154 words x |
Original |
P2S56D50CF P2S56D50CF 144-pin | |
mira p2s56d40btpContextual Info: 256Mb DDR SDRAM Specification P2S56D20BTP-5,-6,-75 P2S56D30BTP-5,-6,-75 P2S56D40BTP-5,-6,-75 256Mb DDR Synchronous DRAM P2S56D20BTP -5,-6,-75 4-bank x 16,777,216 - word x 4-bit P2S56D30BTP -5,-6,-75(4-bank x 8,388,608 - word x 8-bit) P2S56D40BTP -5,-6,-75(4-bank x 4,194,304 - word x 16-bit) |
Original |
256Mb P2S56D20BTP-5 P2S56D30BTP-5 P2S56D40BTP-5 P2S56D20BTP P2S56D30BTP P2S56D40BTP 16-bit) mira p2s56d40btp | |
a2v28s40
Abstract: A2V28S MIRA SDRAM p2v28s40dtp sdram 4 bank 4096 16 P2V28S20ATP-7 P2V28S20DTP-7 P2V28S30ATP-7 P2V28S40ATP-7 a2v28s40atp
|
Original |
128Mb P2V28S20ATP-7 608-WORD P2V28S30ATP-7 304-WORD P2V28S40ATP-7 152-WORD 16-BIT) P2V28S20DTP-7 a2v28s40 A2V28S MIRA SDRAM p2v28s40dtp sdram 4 bank 4096 16 a2v28s40atp | |
MIRA SDRAMContextual Info: 128Mb Synchronous DRAM Specification P2V28S30CTP P2V28S40CTP Deutron Electronics Corp. 8F, 68, Sec. 3, NanKing E. RD., Taipei 104, Taiwan, R.O.C. TEL: 886 -2-2517-7768 FAX: (886)-2-2517-4575 1 P2V28S30CTP/ P2V28S40CTP 128M Single Data Rate Synchronous DRAM |
Original |
128Mb P2V28S30CTP P2V28S40CTP P2V28S30CTP/ P2V28S30CTP 304-word P2V28S40CTP 152-word 16-bit. MIRA SDRAM | |
Contextual Info: Deutron Electronics Corp. P2S28D30/40CTP 128M Double Data Rate Synchronous DRAM PRELIMINARY Some of contents are subject to change without notice. DESCRIPTION P2S28D30CTP is a 4-bank x 4,194,304-word x 8bit,P2S28D40CTP is a 4-bank x 2,097,152-word x 16bit double data rate synchronous DRAM , with SSTL_2 interface. All control and address signals |
Original |
P2S28D30/40CTP P2S28D30CTP 304-word P2S28D40CTP 152-word 16bit P2S28D30/40CTP | |
ALC100
Abstract: ST CD C226 VM036 BK1606 COD-51 LS-120 WD62 L420 eef 1208 PA6 GF 10 MD10
|
OCR Scan |
0UF/16V ALC100 ST CD C226 VM036 BK1606 COD-51 LS-120 WD62 L420 eef 1208 PA6 GF 10 MD10 | |
Contextual Info: IBM0317329N IBM0317329P Advance 512K x 32 Synchronous Graphics RAM Features • Single 3.3V + 0.3 • Fully synchronous; all signals registered on pos itive edge ot system clock • 100-pin LQFP 0.65mm lead pitch • Internal pipelined operation; column address |
OCR Scan |
IBM0317329N IBM0317329P cycles/16ms cycles/128ms | |
8251 intel microcontroller architecture
Abstract: vhdl source code for 8086 microprocessor 8251 usart verilog coding for asynchronous decade counter verilog code for 8254 timer verilog code for median filter 8251 uart vhdl SERVICE MANUAL oki 32 lcd tv verilog code for iir filter VHDL CODE FOR HDLC controller
|
Original |
||
verilog code for 2D linear convolution
Abstract: verilog code for GPS correlator vhdl code numeric controlled oscillator pipeline rx UART AHDL design verilog code car parking free verilog code of median filter verilog code for 2D linear convolution filtering verilog code for median filter 16 QAM modulation verilog code LED Dot Matrix vhdl code
|
Original |
M-CAT-AMPP-02 EPF10K10, EPF10K20, EPF10K30, EPF10K40, EPF10K50, EPF10K70, EPF10K100, EPF8282, EPF82828A, verilog code for 2D linear convolution verilog code for GPS correlator vhdl code numeric controlled oscillator pipeline rx UART AHDL design verilog code car parking free verilog code of median filter verilog code for 2D linear convolution filtering verilog code for median filter 16 QAM modulation verilog code LED Dot Matrix vhdl code | |
|
|||
japanese transistor manual substitution
Abstract: M30622F8PGP M30622MEP-XXXGP ROE000080KCE00 M30833FJFP programmer M30622F8PFP M30624MGN-XXXGP M3062G m30700fk S550-MFW-1U
|
Original |
16-bits M162265-6688, REJ01B0001-0500 japanese transistor manual substitution M30622F8PGP M30622MEP-XXXGP ROE000080KCE00 M30833FJFP programmer M30622F8PFP M30624MGN-XXXGP M3062G m30700fk S550-MFW-1U | |
polaroid is 426 owners manual
Abstract: fault codes for ericsson bts ericsson bts Technical specification digital dts dolby 5.1 ic amplifier circuits CS4816 ERICSSON BTS training Meridian 9516 EP7212-CV-D AN120 Dolby Digital Audio Transmitters
|
Original |
CL-CR3470/CR3475 CL-CR3480 CL-CR3710 CL-PS6700 CL-PS7111 CL-PS7500FE CL-SH3365 CL-SH7663 CL-SH8600 CL-SH8668 polaroid is 426 owners manual fault codes for ericsson bts ericsson bts Technical specification digital dts dolby 5.1 ic amplifier circuits CS4816 ERICSSON BTS training Meridian 9516 EP7212-CV-D AN120 Dolby Digital Audio Transmitters | |
gcu 101 setting manualContextual Info: User's Manual The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text. SH7724 32 User’s Manual: Hardware Renesas 32-Bit RISC Microcomputer SH7780 Series R8A7724 Cover [Portions omitted in accordance with NDA] |
Original |
SH7724 32-Bit SH7780 R8A7724 ope00, R01UH0174EJ0200 REJ09B0560-0100) gcu 101 setting manual |