NT6SM16M16AG-S1
Abstract: lpddr2-s2 NT6SM16M16AG NT6SM16M16AG-S1I 128T64
Contextual Info: 256Mb LPSDR SDRAM NT6SM16M16AG NT6SM8M32AK Feature Options Fully synchronous; all signals registered on positive edge of z z Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed z z every clock cycle
|
Original
|
256mbnt6sm16m16agnt6sm8m32ak-16meg+8-54-ball-90-ballx13mm16m16nt6sm16m16ag-s1lpddr2-s2nt6sm16m16ag-s1i128t64
|
PDF
|
A1930
Contextual Info: 256Mb LPSDR SDRAM NT6SM8M32AK Feature Options Fully synchronous; all signals registered on positive edge of Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed Configuration every clock cycle
|
Original
|
256mbnt6sm8m32ak-16meg16m16+1a1930
|
PDF
|
Lpddr2 Idd7
Abstract: Jedec lpddr2 216-ball LPDDR 8Gb lpddr2-s2
Contextual Info: 256Mb LPSDR SDRAM NT6SM8M32AK Feature Options Fully synchronous; all signals registered on positive edge of Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed Configuration every clock cycle
|
Original
|
256mbnt6sm8m32ak-16meg-54-ball+8-90-ballx13mm16m16lpddr2 idd7jedec lpddr2216-balllpddr 8gblpddr2-s2
|
PDF
|
NTC 200-9
Abstract: a2240 128M16 A1930 NT6SM16M32
Contextual Info: 512Mb LPSDR SDRAM NT6SM16M32AK Feature Options Fully synchronous; all signals registered on positive edge of Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed Configuration every clock cycle
|
Original
|
512mbnt6sm16m32ak-16meg16m32+5ntc 200-9a2240128m16a1930nt6sm16m32
|
PDF
|
Lpddr2 Idd7
Abstract: 216-ball LPDDR2 NT6SM16M32 NT6SM16M32AK-S1
Contextual Info: 512Mb LPSDR SDRAM NT6SM16M32AK Feature Options Fully synchronous; all signals registered on positive edge of Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed Configuration every clock cycle
|
Original
|
512mbnt6sm16m32ak-16meg-90-ball+6x13mm16m32lpddr2 idd7216-ball lpddr2nt6sm16m32nt6sm16m32ak-s1
|
PDF
|
Lpddr2 Idd7
Abstract: COMMAND42 lpddr2 256mb lpddr2 layout NT6SM32M16AG-S2 LPDDR2 1Gb Memory NT6SM16M32
Contextual Info: 512Mb LPSDR SDRAM NT6SM32M16AG / NT6SM16M32AK / NT6SM16M32RAK Feature Options Fully synchronous; all signals registered on positive edge of Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed
|
Original
|
512mbnt6sm32m16agnt6sm16m32aknt6sm16m32rak+13-32meg-16meg-54-ball-90-ballx13mm32m16lpddr2 idd7command42lpddr2 256mblpddr2 layoutnt6sm32m16ag-s2lpddr2 1gb memorynt6sm16m32
|
PDF
|