Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LIBERO Search Results

    LIBERO Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    verilog hdl code for matrix multiplication

    Abstract: vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code
    Contextual Info: Application Note AC319 Using EDAC RAM for RadTolerant RTAX-S/SL and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.2 and Newer Introduction The newest Actel designed-for-space field programmable gate array FPGA family, RTAX-S/SL, is a highperformance, high-density, antifuse-based FPGA with embedded user static RAM (SRAM). Based on the


    Original     		AC319 verilog hdl code for matrix multiplication vhdl code for pipelined matrix multiplication vhdl code hamming verilog code for matrix multiplication vhdl code for matrix multiplication vhdl code hamming edac memory Core from Libero verilog code hamming hamming code FPGA vhdl coding for hamming code PDF

    Actel

    Abstract: two 4 bit binary multiplier Vhdl code for seven segment display silicon sculptor 3 active HDL expert edition mixed VHDL ProASIC PLUS
    Contextual Info: Libero v2.2 User’s Guide Windows ® Actel Corporation, Sunnyvale, CA 94086 2002 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5029129-2 Release: May 2002 No part of this document may be copied or reproduced in any form or by any means


    Original     		PDF

    vhdl code for gold code

    Abstract: verilog code for gold code Libero vhdl code gold code generator Innoveda SYNAPTICAD WAVEFORMER
    Contextual Info: Libero L i b e r o To o l s Where can you get world-renowned FPGA design tools in one convenient package without spending a fortune? Actel has what you have been looking for: Libero, the FPGA design suite with everything you need to design your products from start to finish. We offer you a one-stop shop with a suite of tools


    Original     		PDF

    active HDL expert edition mixed VHDL

    Abstract: vhdl code 7 segment display signal path designer
    Contextual Info: Libero v2.0 User’s Guide Windows ® Actel Corporation, Sunnyvale, CA 94086 2001 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5029129-1 Release: October 2001 No part of this document may be copied or reproduced in any form or by any means


    Original     		PDF

    sequential timer application

    Contextual Info: Application Note AC226 Designer Migration from Timer to SmartTime Introduction Actel has introduced the SmartTime static timing analysis tool with the release of the Libero Integrated Design Environment IDE and Designer v6.2 software tools. SmartTime enables you to run static timing


    Original     		AC226 sequential timer application PDF

    vhdl code for ARINC

    Abstract: arinc 429 serial transmitter verilog code for 8 bit fifo register DD-03182 vhdl code for rs232 receiver vhdl code for rs232 receiver using fpga asynchronous fifo vhdl KEYPAD 4 X 4 verilog ARINC DEI1070
    Contextual Info: ARINC 429 Bus Interface Product Summary Core Deliverables • – Intended Use • ARINC 429 Transmitter Tx • ARINC 429 Receiver (Rx) Evaluation Version • Netlist Version – Key Features • Compiled RTL Simulation Model, Compliant with the Actel Libero Integrated Design


    Original     		PDF

    0xC704DD7B

    Abstract: vhdl code for ARQ ProASIC3 crc 16 verilog cyclic redundancy check verilog source crc verilog code 16 bit IN SDLC PROTOCOL 80C152 APA150-STD CRC-16
    Contextual Info: CoreSDLC Product Summary • Netlist Version – Structural Verilog and VHDL Netlists with and without I/O pads Compatible with Actel's Designer Software Place-and-Route Tool – Compiled RTL Simulation Supported in Actel Libero IDE Intended Use • ISDN D-Channel


    Original     		80C152 0xC704DD7B vhdl code for ARQ ProASIC3 crc 16 verilog cyclic redundancy check verilog source crc verilog code 16 bit IN SDLC PROTOCOL APA150-STD CRC-16 PDF

    vhdl code hamming

    Abstract: vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED
    Contextual Info: Application Note AC273 Using EDAC RAM for RadTolerant RTAX-S FPGAs and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.1 or Older Introduction Actel's newest designed-for-space Field Programmable Gate Array FPGA family, the RTAX-S, is a highperformance, high-density antifuse-based FPGA with embedded user static RAM (SRAM). Based on Actel's


    Original     		AC273 l011011101101 vhdl code hamming vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED PDF

    RTAX2000

    Abstract: RT3PE600L 5V GTL33 vhdl code fro complex multiplication and addition ACT3 A1280A RTAX2000S RTAX-S library A1020A A3P1000 application notes A3P1000
    Contextual Info: Libero IDE v8.6 User’s Guide Hyperlinks in the Libero IDE v8.6 User’s Guide PDF file are DISABLED. Please see the online help included with software to view the content with enabled links. Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved.


    Original     		PDF

    STARTER* ACTEL nano

    Abstract: bank card ic software AGLN250V2-ZVQG100 AGLN250ZVQG100 JP13 JP15 current measurement
    Contextual Info: IGLOO nano Starter Kit Quickstart Card Kit Contents – AGLN-Z-NANO-KIT Quantity Description 1 IGLOO nano starter kit board with AGLN250V2-ZVQG100 1 Low-cost programming stick LCPS 2 Note: USB 2.0 A to Mini-B cables Users are entitled to a free copy of Libero® IDE Gold Edition with unlimited renewals.


    Original     		AGLN250V2-ZVQG100 STARTER* ACTEL nano bank card ic software AGLN250V2-ZVQG100 AGLN250ZVQG100 JP13 JP15 current measurement PDF

    8 bit ram using vhdl

    Abstract: ram memory vhdl 8 bit ram using verilog structural design of a 9 bit parity generator AC250 2114 ram
    Contextual Info: Application Note AC250 Preloading of ProASIC /ProASICPLUS® RAM Models for Simulation Using Actel Libero® IDE Software Introduction This application note describes how to preload RAM models in VHDL and Verilog simulations using Actel Libero Integrated Design Environment IDE software.


    Original     		AC250 8 bit ram using vhdl ram memory vhdl 8 bit ram using verilog structural design of a 9 bit parity generator AC250 2114 ram PDF

    ACTEL flashpro datasheet

    Abstract: INVERTER 10kW eX256 SCHEMATIC 10kw inverter RT54SX-S FLASHPRO LITE
    Contextual Info: v2.0 eX Automotive Family FPGAs Specifications • • • • FuseLock • Design Support from Actel’s Designer Software and Libero Integrated Design Environment IDE • Up to 100% Resource Utilization with 100% Pin Locking • Deterministic Timing


    Original     		PDF

    h5h5

    Abstract: A3P060 APA075 AX125 AF-PHY-0017
    Contextual Info: CoreU1PHY – UTOPIA Level 1 PHY Interface Product Summary Libero IDE and Industry Standard Synthesis and Simulation Tools • Intended Use • Standard UTOPIA Level 1 PHY Interface to any ATM Link-Layer Device • RTL Version – VHDL Source Code – Core Synthesis and Simulation Scripts


    Original     		af-phy0017 54-byte 53-byte 16-Bit 54-byteinal. h5h5 A3P060 APA075 AX125 AF-PHY-0017 PDF

    AC205

    Contextual Info: Application Note AC205 ProASICPLUS Timing Closure in Libero IDE v5.2 Introduction This application note discusses the new ProASICPLUS timing-driven place-and-route TDPR flow introduced in Libero Integrated Design Environment (IDE) v5.2 and procedures for achieving timing closure. The


    Original     		AC205 AC205 PDF

    vq80

    Abstract: A40MX02 one time
    Contextual Info: Revision 3 40MX and 42MX Automotive FPGA Families Features High Capacity Ease of Integration • Single-Chip Applications ASIC Alternative for Automotive • Up to 100% Resource Utilization and 100% Pin Locking • 3,000 to 54,000 System Gates • Deterministic, User-Controllable Timing


    Original     		PDF

    JP13

    Abstract: JP15 SW11
    Contextual Info: Mixed Signal Power Manager Daughter Card Kit Quickstart Card Kit Contents – MPM-DC-KIT RoHS compliant Quantity 1 1 4 Description Mixed Signal Power Manager Daughter Card Kit 9 V power supply Rubber Feet. If using the MPM-DC with the SmartFusion Evaluation Kit, remove the


    Original     		PDF

    cdb 4121 e

    Abstract: cdb 4121 ARMv7 Cortex-m1 verilog code AHB cortex
    Contextual Info: Cortex-M1 v3.1 Handbook 2010 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 50200127-12 Release: September 2010 No part of this document may be copied or reproduced in any form or by any means without prior written consent of


    Original     		PDF

    antifuse programming technology

    Abstract: 40MX 42MX A40MX02 A40MX04 A42MX09 A42MX16 A42MX24 A42MX36 42MX24
    Contextual Info: v6.0 40MX and 42MX FPGA Families Fe a t ur es High C apaci t y • • • • • • Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages Single-Chip ASIC Alternative 3,000 to 54,000 System Gates Up to 2.5 kbits Configurable Dual-Port SRAM


    Original     		MIL-STD-883 35-Bit antifuse programming technology 40MX 42MX A40MX02 A40MX04 A42MX09 A42MX16 A42MX24 A42MX36 42MX24 PDF

    RT3PE600L

    Abstract: RT3PE3000L AES-128 PAC10 LG484 ProASICPLUS Flash Family FPGAs Advanced v0.1
    Contextual Info: Advance v0.1 Radiation-Tolerant ProASIC3 Low-Power SpaceFlight Flash FPGAs with Flash*Freeze Technology Features and Benefits • High-Performance, Low-Skew Global Network • Architecture Supports Ultra-High Utilization MIL-STD-883 Class B Qualified Packaging


    Original     		MIL-STD-883 RT3PE600L RT3PE3000L AES-128 PAC10 LG484 ProASICPLUS Flash Family FPGAs Advanced v0.1 PDF

    AC307

    Abstract: SPARTAN 3E STARTER BOARD L262144 memory 2114 XILINX/SPARTAN 3E STARTER BOARD AFS090 generic SPI AFS-EVAL
    Contextual Info: Application Note AC307 Configuring SRAM FPGAs Using Actel Fusion Introduction Due to the nature of SRAM technology, SRAM-based FPGAs are volatile and lose their configuration when powered off, so they must be reconfigured at every power-up. Hence, almost every system using SRAMbased FPGAs contains an additional nonvolatile memory, such as flash PROM or EEPROM, to store the


    Original     		AC307 AC307 SPARTAN 3E STARTER BOARD L262144 memory 2114 XILINX/SPARTAN 3E STARTER BOARD AFS090 generic SPI AFS-EVAL PDF

    verilog code for cdma transmitter

    Abstract: Actel pdf on gsm Actel pdf on radio emitter CS180 AC212 AX250-PQ208 testbench of a transmitter in verilog
    Contextual Info: Application Note AC212 Designing a SuperClock with an Axcelerator Device Introduction Many board designs today require complex clocking schemes involving multiple frequencies and phases. Semiconductor manufacturers have developed a multitude of products to address these situations, from


    Original     		AC212 verilog code for cdma transmitter Actel pdf on gsm Actel pdf on radio emitter CS180 AC212 AX250-PQ208 testbench of a transmitter in verilog PDF

    ACTEL FUSION AFS1500

    Abstract: FlashPro3 PQ208 QN108 QN180 M1AFS1500 AFS250 rc oscillator M-LVDS
    Contextual Info: Preliminary v1.7 Actel Fusion Mixed-Signal FPGAs Family with Optional ARM® Support Features and Benefits – Frequency: Input 1.5–350 MHz, Output 0.75–350 MHz Low Power Consumption High-Performance Reprogrammable Flash Technology • • • • • Single 3.3 V Power Supply with On-Chip 1.5 V Regulator


    Original     		130-nm, 128-Bit ACTEL FUSION AFS1500 FlashPro3 PQ208 QN108 QN180 M1AFS1500 AFS250 rc oscillator M-LVDS PDF

    Advanced Boot Block Flash

    Abstract: AES-128 CS201 CS281 CS289 AGLP125
    Contextual Info: v1.5 IGLOO PLUS Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode


    Original     		130-nm, Advanced Boot Block Flash AES-128 CS201 CS281 CS289 AGLP125 PDF

    verilog code voltage regulator

    Abstract: verilog code for adc verilog code voltage regulator vhdl verilog code for amba apb bus 16bit microprocessor using vhdl simple ADC Verilog code verilog code for apb vhdl code for Clock divider for FPGA vhdl code for frequency divider APB VHDL code
    Contextual Info: P ro du c t Br ie f CoreAI Product Summary Synthesis and Simulation Support Intended Use • Analog Interface Control Using a Microprocessor/ Microcontroller and an Actel FusionTM Device • Voltage, Current, and Temperature Monitoring Using a Microprocessor/Microcontroller and an


    Original     		51700066PB-0/3 verilog code voltage regulator verilog code for adc verilog code voltage regulator vhdl verilog code for amba apb bus 16bit microprocessor using vhdl simple ADC Verilog code verilog code for apb vhdl code for Clock divider for FPGA vhdl code for frequency divider APB VHDL code PDF