HY512264
Abstract: HY512264TC
Contextual Info: “H Y U N D A I HY512264 Series _128K x 16-bit CMOS DRAM with 2/CAS, Extended Data Out PRELIMINARY DESCRIPTION ORDERING INFORMATION The H Y 5 12264 Series is a high perform ance CM O S fast dynam ic RAM organized 131,072x16 -b it config-uration. Independent read and w rite o f upper and
|
OCR Scan
|
hy512264072x1640pin40/44pin+4hy512264jchy512264ljchy512264sljchy512264tc
|
PDF
|
HY512264
Abstract: HY512264JC HY512264TC HY512264 tc
Contextual Info: »HYUNDAI HY512264 Series 128Kx 16-bit CMOS DRAM with 2CAS, Extended Data Out PRELIMINARY DESCRIPTION The H Y 512264 is the new generation and fast dynamic RAM organized 131,072 x 16-bit configuration employing advanced submicron CMOS process technology and advanced circuit design technique to achieve fast access
|
OCR Scan
|
hy512264128kx16-bit400mil+740pin40/44pin033jc1ab10-00-may95hy512264jchy512264tchy512264 tc
|
PDF
|
HY5116400BT
Abstract: HY5117400CJ 50-PIN HY5117804BT TSOP-II 44 26-PIN HY5118160BJ HY531000AJ hy51v65804 HY5117400BJ
Contextual Info: • « Y U MD Al DRAM ORDERING INFORMATION 1M bit 1Mx1 HY531000AJ HY531000ALJ 60/70/80 1M bit (256KX4) HY534256AJ HY534256ALJ 45/50/60 2M bit (128KX16) HY512260JC HY512260LJC HY512260SLJC HY512264JC HY512264LJC HY512264SLJC HY512264TC HY512264LTC HY512264SLTC
|
OCR Scan
|
256kx4hy531000ajhy531000aljhy534256aj+15hy534256aljhy512260jchy512260ljchy512260sljchy512264jchy512264ljchy5116400bthy5117400cj50-pinhy5117804bttsop-ii 4426-pinhy5118160bjhy51v65804hy5117400bj
|
PDF
|
HY512264
Abstract: HY512264jc
Contextual Info: “H YU N D A I H Y 5 1 2 2 6 4 S e r ie s 128Kx 16-bit CMOS DRAM with 2CAS, Extended Data Out PRELIMINARY DESCRIPTION The HY512264 is the new generation and fast dynamic RAM organized 131,072 x 16-bit configuration employing advanced submicron CMOS process technology and advanced circuit design technique to achieve fast access
|
OCR Scan
|
128kx16-bithy512264400mil+540pin40/44pin75dfi1ab10-00-mahy512264jc
|
PDF
|
hy512264
Abstract: HY512264JC HY512264TC
Contextual Info: HY512264 128Kx16, Extended Data Out mode DESCRIPTION This family is a 4M bit dynamic RAM organized 131,072 x 16-bit configuration with CMOS DRAMs. The circuit and process design allow this device to achieve high performance and low power dissipation. In dependant read and write of upper and
|
Original
|
hy512264128kx1616-bit16-bits+2hy512264jchy512264tc
|
PDF
|
HY512264TC
Contextual Info: H Y U N D A I -« HY512264 > 128Kx16, Extended Data Out mode DESCRIPTION This family is a 4M bit dynamic RAM organized 131,072 x 16-bit configuration with CMOS DRAMs. The circuit and process design allow this device to achieve high performance and low power dissipation. In dependant read and write of upper and
|
OCR Scan
|
hy512264128kx1616-bit16-bits+1hy512264tc
|
PDF
|
HY51V18164
Abstract: HY5118164 HY514260 HY51V65400 HY51V17804CJ
Contextual Info: «HYUNDAI DRAM ORDERING INFORMATION ORGANIZATION 1M bit 256Kx4 2M bit (256x8) 2M bit (128Kx16) 4M bit (4Mx1) 4M bit (1 Mx4) Note : FP PART NUMBER HY534256AJ HY534256ALJ HY512800J HY512800LJ HY512800SLJ HY512264JC HY512264LJC HY512264SLJC HY512264TC HY512264LTC
|
OCR Scan
|
256kx4256x8128kx16hy534256aj+11hy534256aljhy512800jhy512800ljhy512800sljhy512264jchy512264ljchy51v18164hy5118164hy514260hy51v65400hy51v17804cj
|
PDF
|
marking q815
Contextual Info: H Y U N D A I - « H Y 512260 128Kx16. CMOS DRAM wlth/2CAS DESCRIPTION This family is a 2M bit dynamic RAM organized 131,072 x 16-bit configuration with CMOS DRAMs. The circuit and process design allow this device to achieve high performance and low power dissipation. Independent read and write of upper and
|
OCR Scan
|
128kx1616-bit16-bitsmarking q815 |
PDF
|
HY512264
Contextual Info: •HYUNDAI H Y 5 1 2 2 6 4 128Kx16, E xten ded Data O ut m ode DESCRIPTION T his fam ily is a 4M bit d yn am ic RAM o rg an ized 131,072 x 16-bit con figu ration w ith C M O S DR AM s. T he circu it and process de sig n allow this d e vice to achieve high p e rfo rm an ce and low po w e r dissipa tion . In de pe n d a n t read and w rite of up p e r and
|
OCR Scan
|
hy512264128kx1616-bit16-bits+1dq0-dq15
|
PDF
|
BEDO RAM
Abstract: hy5118160b HY512264 HY5117404 HY5118164B
Contextual Info: TABLE OF CONTENTS •H Y U N D A I 1. TABLE OF CONTENTS Index . 1 2. PRODUCT QUICK REFERENCE GUIDE
|
OCR Scan
|
hy531000ahy534256a16-bithy5216257+7x16-bitdb101-20-may95bedo ramhy5118160bhy512264hy5117404hy5118164b
|
PDF
|
HY514260
Abstract: HY5117404A 164-04A 4m 300mil
Contextual Info: I' PRODUCT AVAILABILITY DRAM PRODUCT 1Mbit 2M bit 4Mbit DESCRIPTION PACKAGE OPTION ACCESS TIME ns - As of '96.3Q OPERATI!« CURRENT (mA,MAX) STA»IDBY CURI*ENT (rtiA, MAX) TTL CMOS AVAILABILITY 1M x 1 F a s t Pa ge HY531000A SOJ 60/7 0/80 85/7 5/65 2 1
|
OCR Scan
|
hy531000ahy534256a256kx8hy512800+10hy512264hy51206404ahy5116404bhy51v16404ahy51v16404bhy514260hy5117404a164-04a4m 300mil
|
PDF
|
AUO-PL321.60
Abstract: HY51V18164B HY514264 HY514260
Contextual Info: -HYUNDAI QUICK REFERENCE GUIDE DRAM ORDERING INFORMATION ORGANIZATION 1M bit 1Mx1 PART NUMBER HY531000AS HY531000ALS HY531000AJ HY531000ALJ SPEED(ns) 60/70/80 60/70/80 60/70/80 60/70/80 FEATURES F/P F/P, L-part F/P F/P, L-part PACKAGE 1Spin PDIP 18pin PDIP
|
OCR Scan
|
hy531000ashy531000alshy531000ajhy531000alj+10hy534256ashy534256alshy534256ajhy534256aljhy512260jchy512260ljcauo-pl321.60hy51v18164bhy514264hy514260
|
PDF
|
IBM025161LG5D60
Abstract: gm72v16821 MD908 KM48S2020 TC59R1809 GM72V1682 KM4232W259Q60 KM416S1120A IBM025171LG5D-70 KM44S4020AT
Contextual Info: Fujitsu Microelectronics Inc. Hitachi America Ltd. Hyundai Electronics America Inc. IBM Microelectronics LG Semicon America Inc. formerly Goldstar Mitsubishi Electronics America Inc. NEC Electronics Inc. Micron Technology Inc. Mosel Vitelic Inc. MoSys Inc.
|
Original
|
mb81141621mb81141622mb81g8322mb81116421+13tc59r16082ns500mhztc59r0808ibm025161lg5d60gm72v16821md908km48s2020tc59r1809gm72v1682km4232w259q60km416s1120aibm025171lg5d-70km44s4020at
|
PDF
|
|
Contextual Info: •HYUNDAI H Y 5 1 2 2 6 4 128Kx16, Extended Data Out mode DESCRIPTION This family is a 4M bit dynamic RAM organized 131,072 x 16-bit configuration with CMOS DRAMs. The circuit and process design allow this device to achieve high performance and low power dissipation. In dependant read and write of upper and
|
OCR Scan
|
128kx1616-bit16-bits |
PDF
|
|
|