T flip flop CMOS IC
Abstract: blf 188
Contextual Info: FLEX10KE Embedded Programmable Logic Family May 1999» ver.2 Data Sheet $§ Features. Preliminary Information ^ Embedded programmable logic devices PLDs , providing System-on-a-Programmable-Chip integration in a single device Enhanced embedded array for implementing megafunctions
|
OCR Scan
|
flex10ke16-bit256-pin484-p+7672-pinepf10k30eepf10k50eepf10k50sepf10k100t flip flop cmos icblf 188
|
PDF
|
DIOD 147 C26
Contextual Info: FLEX10KE Embedded Programmable Logic Family N ovem ber 19SS* v er. 1.Q1 Features. D ata S h e e t $§ Prelim inary Information 88 ^ E m b edded program m able logic device PLD fam ily, p ro v id in g system integration in a single device E nhanced e m b ed d ed array for im plem enting m egafunctions
|
OCR Scan
|
flex10ke16-bitdiod 147 c26 |
PDF
|
Broken Conductor Detection for Overhead Line Distribution System
Abstract: verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless la TXC 13.56 sma diode h5c intel 945 motherboard schematic diagram 2005Z fet k241 EARTH LEAKAGE RELAY diagram schematic diagram for panasonic inverter air cond
Contextual Info: Stratix GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V1-1.2 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
broken conductor detection for overhead line distribution systemverilog code for cordic to generate sine waveverilog code for cordic algorithm for wireless latxc 13.56+6sma diode h5cintel 945 motherboard schematic diagram2005zfet k241earth leakage relay diagramschematic diagram for panasonic inverter air cond
|
PDF
|
pin configuration 1K variable resistor
Abstract: EPC1441 EPC16 EPCS128 EPCS16 EPCS64 EPC8QC100 EPC8QC100 Pinout fpga JTAG Programmer Schematics ic 11105 circuits diagraM
Contextual Info: Configuration Handbook Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-1.3 September 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
pin configuration 1k variable resistorepc1441epc16epcs128+6epcs16epcs64epc8qc100epc8qc100 pinoutfpga jtag programmer schematicsic 11105 circuits diagram
|
PDF
|
mercury motherboards regulator ic
Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV
Contextual Info: Stratix Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V2-3.5 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
el7551cel7564cel7556bcel7562c+11el7563cmercury motherboards regulator ictransistor substitution data book 1993cordic to generate sine wave fpgaverilog code for cordic to generate sine waveverilog code for cdma transmittervhdl code for cordicintel atom microprocessorverilog code for 2d linear convolution filteringmercury computer motherboardsumida inverter iv
|
PDF
|
APEX20KE
Abstract: ModelSim 5.4e
Contextual Info: Using ModelSim-Altera in a Quartus II Design Flow December 2002, ver. 1.2 Introduction Application Note 204 This application note is a getting-started guide to using ModelSimR-Altera software in AlteraR programmable logic device PLD design flows. Proper functional and timing simulation is important to ensure design
|
Original
|
apex20kemodelsim 5.4e |
PDF
|
EP1S60
Abstract: EPC16 EPC8 bios fail
Contextual Info: Configuring Stratix & Stratix GX Devices November 2002, ver. 2.1 Introduction Application Note 208 You can configure StratixTM and Stratix GX devices using one of several configuration schemes. All configuration schemes use either a microprocessor, configuration device, or a download cable. See Table 1.
|
Original
|
epc16ep1s60epc8 bios fail |
PDF
|
PC intel 945 MOTHERBOARD CIRCUIT diagram
Abstract: verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL
Contextual Info: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-3.4 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
el7551cel7564cel7556bcel7562c+11el7563cpc intel 945 motherboard circuit diagramverilog code for cordic algorithmtransistor substitution data book 1993intel 845 motherboard pcb circuit diagramcode for discreet cosine transform processor945 mercury motherboard circuit diagram484bgainverter pure sine wave schematic diagramintel 915 motherboard pcb circuit diagramintel 845 motherboard service manual
|
PDF
|
diode t25 4 L9
Abstract: DIODE T25 4 t25 4 l9 diode t25 4 H9 diode t25 4 L5 diode t25 4 F6 DIODE MOTOROLA B34 SOCKET-PLCC20 T25 4 h5 t25 4 k8
Contextual Info: August 1999, ver. 1 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description Altera Corporation A-DS-PCI-C-01 FLEX 10KE PCI Development Board Universal 64-bit, 66-MHz peripheral component interconnect PCI expansion card Includes the FLEX® 10KE EPF10K100EFC-1 device
|
Original
|
-ds-pci-c-0164-bit66-mhzepf10k100efc-1+16144-pin32-mbyters-232max750a330pfmbrs130lt3diode t25 4 l9diode t25 4t25 4 l9diode t25 4 h9diode t25 4 l5diode t25 4 f6diode motorola b34socket-plcc20t25 4 h5t25 4 k8
|
PDF
|
tms 3899
Abstract: lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F
Contextual Info: Section I. Cyclone FPGA Family Data Sheet This section provides designers with the data sheet specifications for Cyclone devices. The chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information,
|
Original
|
7000btms 3899lot code formats altera cycloneepc8 bios fail+2epm3032ep1c12f
|
PDF
|
82c54 verilog code
Abstract: verilog code for 16 bit binary multiplier binary multiplier Vhdl code vhdl code for 8 bit bcd COUNTER processor control unit vhdl code D8254 binary multiplier Verilog code APEX20K APEX20KC FLEX10KE
Contextual Info: D8254 Programmable Interval Timer ver 1.08 OVERVIEW The D8254 is a programmable interval timer/counter, binary compatible with industry standard 82C54. The D8254 solves one of the most common problems in any microcomputer system, the generation of accurate
|
Original
|
d825482c5482c54 verilog codeverilog code for 16 bit binary multiplier+7binary multiplier vhdl codevhdl code for 8 bit bcd counterprocessor control unit vhdl codebinary multiplier verilog codeapex20kapex20kcflex10ke
|
PDF
|
vhdl code for Clock divider for FPGA
Abstract: verilog code divide floating point verilog verilog code for floating point unit IEEE-754 vhdl code of floating point unit APEX20K APEX20KC APEX20KE FLEX10KE
Contextual Info: DFPDIV Floating Point Pipelined Divider Unit ver 2.15 OVERVIEW The DFPDIV uses the pipelined mathematics algorithm to divide two arguments. The input numbers format is according to IEEE754 standard. DFPDIV supports single precision real number. Divide operation was pipelined up to 15 levels. Input data are fed every
|
Original
|
ieee754ieee-754vhdl code for clock divider for fpgaverilog code divide+7floating point verilogverilog code for floating point unitvhdl code of floating point unitapex20kapex20kcapex20keflex10ke
|
PDF
|
verilog code for floating point multiplication
Abstract: verilog code for 32-bit alu with test bench ieee single precision floating point alu in vhdl ieee floating point alu in vhdl CORDIC altera APEX20K APEX20KC APEX20KE DP8051XP FLEX10KE
Contextual Info: DP8051XP Pipelined High Performance 8-bit Microcontroller ver 4.05 OVERVIEW DP8051XP is a ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. The core has been designed
|
Original
|
dp8051xpverilog code for floating point multiplicationverilog code for 32-bit alu with test benchieee single precision floating point alu in vhdl+6ieee floating point alu in vhdlcordic alteraapex20kapex20kcapex20keflex10ke
|
PDF
|
bosch can 2.0B
Abstract: DPRAM FLEX10KE BOSCH CAN vhdl Bosch can Bosch d_can Bosch APEX20K APEX20KC APEX20KE
Contextual Info: DCAN Configurable CAN Bus Controller ver 1.01 ● Last Error Code The DCAN is a stand-alone controller for the Controller Area Network CAN widely used in automotive and industrial applications. DCAN conforms to Bosch CAN 2.0B specification (2.0B Active). Core has simple CPU interface
|
Original
|
apex20kcapex20keapex20kflex10ke+732-bitbosch can 2.0bdprambosch can vhdlbosch canbosch d_canbosch
|
PDF
|
|
|
ALU vhdl code
Abstract: verilog code for serial multiplier 80C51 APEX20K APEX20KC APEX20KE DP80390 DP80390CPU DP8051 FLEX10KE
Contextual Info: DP80390 Pipelined High Performance 8-bit Microcontroller ver 4.02 OVERVIEW DP80390 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. It supports up to 8 MB of linear code and 16 MB of linear data spaces. The
|
Original
|
dp80390alu vhdl codeverilog code for serial multiplier80c51+6apex20kapex20kcapex20kedp80390cpudp8051flex10ke
|
PDF
|
vhdl code for phase shift
Abstract: verilog code for 8 bit shift register vhdl code for spi vhdl code for 8 bit shift register vhdl spi interface DSPIS vhdl code for spi controller implementation on vhdl code for clock phase shift APEX20K APEX20KC
Contextual Info: DSPIS Serial Peripheral Interface –Slave ver 1.01 OVERVIEW The DSPIS is a fully configurable SPI ma slave device, designated to operate with passive devices like memories, LCD drivers etc. The DSPIS allows user to configure polarity and phase of serial clock signal SCK.
|
Original
|
vhdl code for phase shiftverilog code for 8 bit shift registervhdl code for spivhdl code for 8 bit shift register+6vhdl spi interfacedspisvhdl code for spi controller implementation onvhdl code for clock phase shiftapex20kapex20kc
|
PDF
|
EPF10K50EFC484-1
Abstract: JN357 U5 z1 DIODE B91 DIODE MOTOROLA B33 CR21-102J S1113 S187 Programming Cable DIODE MOTOROLA B34 diode t25 4 L9
Contextual Info: FLEX PCI Development Board November 2001, ver. 1.2 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ General Description Altera Corporation A-DS-PCI-1.2 Universal 3.3-V/5.0-V 32-bit/64-bit PCI expansion card Includes the FLEX 10KE EPF10K200SFC672 device
|
Original
|
32-bit/64-bitepf10k200sfc672144-pin32-mbyte+1666-mhz84-pinmax750a330pfmbrs130lt3-ds-pci-c-01epf10k50efc484-1jn357u5 z1diode b91diode motorola b33cr21-102js1113s187 programming cablediode motorola b34diode t25 4 l9
|
PDF
|
QII53002-7
Abstract: ram memory testbench vhdl code atom compiles
Contextual Info: 3. Synopsys VCS Support QII53002-7.1.0 Introduction This chapter is an overview about using the Synopsys VCS software to simulate designs that target Altera FPGAs. It provides a step-by-step explanation of how to perform functional register transfer level RTL
|
Original
|
qii53002-7ram memory testbench vhdl codeatom compiles |
PDF
|
stapl
Abstract: EPC16 FLEX10KE JESD-71 ieee embedded system projects clr 2996 jam player
Contextual Info: June 2003, ver. 2.0 Introduction Using Jam STAPL for ISP & ICR via an Embedded Processor Application Note 122 Advances in programmable logic devices PLDs have enabled innovative in-system programmability (ISP) and in-circuit reconfigurability (ICR) features. The JamTM Standard Test and Programming Language (STAPL),
|
Original
|
jesd-71staplepc16flex10ke+3ieee embedded system projectsclr 2996jam player
|
PDF
|
APEX20KE
Abstract: FLEX10KE
Contextual Info: リード・ソロモン・コンパイラ MegaCoreファンクション Solution Brief 48 September 2000, ver. 1.0 ターゲット・アプリケーション： ワイヤレス・コミュニケーション サテライト・コミュニケーション ファミリ：
|
Original
|
20kacextm10kflex20kacex10keflex+2apex20keflex10ke
|
PDF
|
stapl
Abstract: FLEX10KE JESD-71 ALTERA MAX 3000 jam player
Contextual Info: エンベデッド・プロセッサによる 2000年 3 月 ver. 1.0 イントロダク ション ISPとICRにJam STAPLを使用する方法 Application Note 122 プログラマブル・ロジック・デバイス（PLD）における技術の進展はイ
|
Original
|
jesd-71-an-122-01/jstaplflex10ke+2altera max 3000jam player
|
PDF
|
ATM SYSTEM PROJECT- ABSTRACT
Abstract: led matrix 8x64 message circuit AT 2005B Schematic Diagram TB 25 Abc AT 2005B at AT 2005B SDC 2005B schematic adata flash disk alu project based on verilog FAN 763
Contextual Info: Quartus II Version 6.1 Handbook Volume 1: Design & Synthesis Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com QII5V1-6.1 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
atm system project- abstractled matrix 8x64 message circuitat 2005b schematic diagramtb 25 abc+6at 2005b atat 2005bsdc 2005bschematic adata flash diskalu project based on verilogfan 763
|
PDF
|
diode zener ph c5v1
Abstract: 64 bit carry-select adder verilog code lt1085 linear 6c1330 lot Code Formats altera cyclone FPGA based dma controller using vhdl EIA standards 783 precision shunt regulators 431 ic a 4503 DSA00471137.txt
Contextual Info: Cyclone Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com C5V1-1.4 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
perfor13diode zener ph c5v164 bit carry-select adder verilog codelt1085 linear+76c1330lot code formats altera cyclonefpga based dma controller using vhdleia standards 783precision shunt regulators 431ic a 4503dsa00471137.txt
|
PDF
|
ieee floating point vhdl
Abstract: floating point verilog ieee floating point verilog APEX20K APEX20KC APEX20KE FLEX10KE IEEE-754
Contextual Info: DINT2FP Integer to Floating Point Pipelined Converter ver 2.32 OVERVIEW The DINT2FP is the pipelined integer to floating point converter. The input and output numbers format is according to IEEE-754 standard. DINT2FP supports double word integers 4 Bytes and single precision real
|
Original
|
ieee-754flex10keapex20kapex20ke+4apex20kcieee floating point vhdlfloating point verilogieee floating point verilog
|
PDF
|